


SHARP SERVICE MANUAL

CODE: 00ZMZ800///E



PERSONAL COMPUTER

**MODEL MZ-800
MZ-1P16
MZ-1E20**

Table of contents



1. Specification	1
2. Parts identification	2
3. System diagram	3
4. System description	4
4-1. Memory map	6
4-2. Custom LSI	9
4-2-1. Memory controller	9
4-2-2. I/O controller	9
4-2-3. Clock generator and timing generator	12
4-2-4. Display address generator	12
4-2-5. Scroll control circuit	13
4-2-6. VRAM data input/output circuit	15
4-2-7. Register functions	20
4-2-8. Pallet circuit	25
4-2-9. CRTC register map	26
4-2-10. ROM configuration	27
4-3. 8255 Programmable Peripheral Interface	27
4-4. 8253 Programmable Interval Timer	31
4-5. Printer interface	31
4-6. Programmable sound generator	34
4-7. Joystick	35
4-8. System switch setups	35
5. Power supply	35
MZ-1P16	35

1. Specification


Item		Std/ Opt			
CPU			Z-80A		
Clock				3.5469 MHz	
MEMORY	ROM	MONITOR /CG	16 KB	MZ-700 - 4 KB MZ-800 - 8 KB CG - 4 KB	
	RAM		64 KB 16 KB 16 KB	MZ-1R25	
DISPLAY	I/F	Color	RF, VIDEO, RGB	16 colors handling internal encoder	
	Display method		Bit map method PCG method	MZ-700 mode only	
	Screen structure	Resolution	Frames	Display color	
		320 × 200 640 × 200	1 1	4 colors 1 color	
	OP	320 × 200 640 × 200	1 or (2) 1 or (2)	16 or (4) colors 4 or (1) colors	
	Color assignment		Choice out of 16 colors		
	Screen and character structures	Screen	80/40 characters	Software generated font	
		Character	8 × 8		
Internal I/O interface	Screen control	Scroll Pallet Border color	Character-scroll 4 colors chosen out of 16 colors Choice of 16 colors		
	Sound generation Centronics interface	OP	6-octave, 3-chord (Interface)	Internal speaker 1 CH	SN76489 compatible Can be switched to MZ interface
	Plot printer Video output		RF, VIDEO (Analog RGB with the MZ-820F) (Interface)	MZ interface	Color encoder (PAL) The I terminal to add for the RGB terminal
	Joystick			2 CH	ATARI compatible ATARIS compatible (joystick dedicated)
	Cassette tape recorder Expansion slot		(Interface)	READ/WRITE 1 card	MZ-80B compatible
External I/O	MFD RS-232C	OP		Two-sided, double density	MZ-1F02, MZ-1E05 MZ-8B1O3
	Joystick	OP			ATARI compatible
	MZ-DISK	OP			MZ-1E19, MZ-1F11
CRT	Color	OP	RGBI	16-color CRT	MZ-1D19 compatible
	B/W	OP	Video		MZ-1D04 compatible
Printer	80-column 80-column	OP OP		Dot matrix printer Plot printer	MZ-80PSR MZ-1P16
External control switch	Mode select Printer interface specification		MZ-700 or MZ-800 MZ or Centronics		Status \$CE(D1)

2. Parts identification


Front view




3. System diagram



4. System description




Block diagram




4-1. Memory map

The MZ-800 has a different memory map depending on

the mode. To have compatibility with the MZ-700, it has two modes of the MZ-700 mode and MZ-800 mode.




Memory map changes after initial program loading



- Memory map at power on is in the MZ-800 mode as in ①, but it changes to the MZ-700 mode by the monitor ROM when the monitor program starts. After transferring the CG data to the VRAM PCG area from the CG ROM at ③, the memory map then returns to ④.
- When the system program is completed to load, the memory map goes into the MZ-700 mode if the system switch (SW1) is set to ON side. If set to OFF side, it changes to the MZ-800 mode, then the memory map as in ①. During those changes, all memory spaces are composed of RAM and isolated from ROM and VRAM.
- Depression of the manual reset switch assumes memory map transition in order of ① → ② → ③ → ④, similar as in the case of power on.
- However, depression of the reset switch in conjunction with the **CTRL** key assumes the memory map of ④ after being changed once to the MZ-700 or MZ-800 mode depending on the state of the system switch. In the case of the MZ-800 mode, it is set to the plane I, II (4-color mode) of the 320 × 200 mode.

Memory Bank Control

Output port	\$E0	\$E1		\$E2	\$E3		\$E4	
MODE	—	MZ-700 mode	MZ-800 mode	—	MZ-700 mode	MZ-800 mode	MZ-700 mode	MZ-800 mode
Function	<ul style="list-style-type: none"> ○ \$0000 ~ \$7FFF to DRAM. ○ \$D000 ~ \$FFFF to DRAM. ○ \$E000 ~ \$FFFF to DRAM. ○ \$0000 ~ \$0FFF to monitor ROM. ○ \$D000 ~ \$FFFF to VRAM, key timer, and monitor ROM. ○ \$E000 ~ \$FFFF to monitor ROM. ○ \$0000 ~ \$0FFF to monitor ROM. ○ \$1000 ~ \$CFFF to DRAM ○ \$D000 ~ \$FFFF to VRAM, key timer, and monitor ROM. ○ \$8000 ~ \$BFFF to VRAM (NOTE). ○ \$E000 ~ \$FFFF to monitor ROM. 							




Area within dotted line does not involve change.

(NOTE): In the case of 320 × 200 mode, contents of \$8000 ~ \$9FFF are transferred, instead, and those after \$A000 are transferred to DRAM.

Power on or RESET input

I/O port \	OUT (\$E5)		OUT (\$E6)		IN (\$E0)		IN (\$E1)	
MODE	MZ-700 mode	MZ-800 mode	MZ-700 mode	MZ-800 mode	MZ-700 mode	MZ-800 mode	MZ-700 mode	MZ-800 mode
Function	<ul style="list-style-type: none"> ○ \$D000 ~ \$7FFF prohibited. 	<ul style="list-style-type: none"> ○ \$E000 ~ \$FFFF prohibited. 	<ul style="list-style-type: none"> ○ \$D000 ~ \$FFFF returned to the state before prohibited. 	<ul style="list-style-type: none"> ○ \$E000 ~ \$FFFF returned to the state before prohibited. 	<ul style="list-style-type: none"> ○ \$1000 ~ \$1FFF to CG ROM. ○ \$C000 ~ \$CFFF to VRAM (PCG RAM). 	<ul style="list-style-type: none"> ○ \$1000 ~ \$1FFF to CG ROM. ○ \$8000 ~ \$BFFF to VRAM (NOTE). 	<ul style="list-style-type: none"> ○ \$1000 ~ \$1FFF returned to the state before CG was set. ○ \$C000 ~ \$CFFF to DRAM. 	<ul style="list-style-type: none"> ○ \$1000 ~ \$1FFF returned to the state before CG was set. ○ \$8000 ~ \$BFFF to DRAM.



4-2. Custom LSI

The custom LSI is a 100-pin single chip LSI on which the MZ-800 memory controller (I/O controller) and CRT controller, etc. are contained.

4-2-1. Memory controller

Used for the control of the memory bank. Addressing of DRAM, ROM, and VRAM is conducted by selection I/O address, \$E0 ~ \$E6, using OUT or IN command.

4-2-2. I/O controller

In this I/O controller is created the select signal for assignment of MZ-800 internal device. See Table-2 for relation of internal device vs I/O address.


I/O address	Signal name	Device (I/O)	Function
FF FE FD FC	CPR	Z80A PIO (I/O)	Port B, printer data output Port A, printer control and timer interrupt Port B control (Mode 0) Port A control (Mode 3)
F2	PSG	PSG (O)	PSG output port
F1 F0	JOY	JOYSTICK (I)	Joystick-2 input port Joystick-1 input port
F0	—	(O)	Pallet write
E6 — E0	—	— (I/O)	Memory bank control
D7 D6 D5 D4	C53	8253 (I/O)	Control port output Counter-2 Counter-1 Counter-0
D3 D2 D1 D0	KEY	8255 (I/O)	Control Port C, cassette, etc. Port B, key input Port A, key strobe output
CF CE CD CC	—	— I/O — O — O — O	CRTC register
\$E008	—	— I/O	TEMP, HBLK input; and 8253 G0 ON/OFF output for the MZ-700 mode only.

* When above I/O address is accessed, it makes IOWR active for OUT or IORD for IN command.


Pin No.	Signal name	I/O	Functional description	Note
1	CPU	O	CPU clock (3.547 MHz)	
2	5 V	—	Power supply	
3	GND	—	Ground	
4 19	AD0 ADF	I	CPU address bus	
20 27	DT0 DT7	I/O	CPU data bus	
28	GND	—	Ground	
29	VCC	—	Power supply	
30	MREQ	I	CPU MREQ signal	Negative logic
31	RD	I	CPU RD signal	Negative logic
32	WR	I	CPU WR signal	Negative logic
33	RFSH	I	CPU RFSH signal	Negative logic
34	TORQ	I	CPU TORQ signal	Negative logic
35	M1	I	CPU M1 signal	Negative logic
36	SEL1	O	System RAM address multiplexer select signal	
37	CASB	O	System RAM column address strobe signal	
38	INH5	O	Inhibit bank (OUT \$E5) select signal ("H" = Inhibit).	OPEN
39	VBLN	O	Vertical blanking signal	Negative logic
40	GND	—		
41	VRAS	O	VRAM RAS control signal	Negative logic
42	VCAS	O	VRAM CAS control signal	Negative logic
43 50	VAD0 VAD7	O	VRAM address signal (multiplexer output)	
51	VOE	O	VRAM output enable	Negative logic
52	VCC	—	Power supply	
53	GND	—	Ground	
54	VRWR	O	VRAM write signal	Negative logic
55 62	VA0 VA7	I/O	VRAM data bus (standard RAM)	
63 70	VC0 VC7	I/O	VRAM data bus (option RAM)	
71	SBCR	O	Color sub-carrier wave	
72	RED	O	Video signal, red	
73	BLUE	O	Video signal, blue	
74	GREEN	O	Video signal, green	
75	YITN	O	Brightness control signal	
76	VSYN	O	Vertical sync signal	Negative logic
77	HSYN	O	Horizontal sync signal	Negative logic
78	GND	—		
79	VCC	—		
80	CLK0	I	Clock input (17.7344 MHz)	
81	CROM	O	ROM chip enable	Negative logic
82	KEY	O	8255 chip enable	Negative logic
83	NTPL	I	NTSC/PAL selection (PAL = "L")	GND
84	TEST	I	Test pin ("H" = test mode)	GND
85	MOD7	I	MZ-700/800 mode selection ("L" = MZ-700 mode)	
86	IOWR	O	Sum of CS and WR of I/O controlled by the custom IC	Negative logic
87	IORD	O	Sum of CS and RD of I/O controlled by the custom IC	Negative logic
88	CRS	O	I/O \$B0 ~ \$B4 chip enable	OPEN
89	SIO	O	I/O \$F4 ~ \$F7 chip enable	OPEN
90	RST0	O	Reset output	Negative logic
91	MNRT	I	Manual reset input	Negative logic
92	PORT	I	Power on reset input	Negative logic
93	WTGD	O	Wait signal to CPU	Open drain
94	JOY	O	Joystick chip enable	Negative logic
95	CPR	O	PIO chip select	Negative logic
96	PSG	O	76489 chip select	Negative logic
97	CKMS	O	8253 musical interval clock	
98	53G	O	8253 musical interval ON/OFF gate signal	
99	C53	O	8253 chip enable	Negative logic
100	TEMP	I	MZ-700 mode, \$E800 tempo input	

* Term "OPEN" represents the signal not used on the board.

Pin configuration




Custom LSI block diagram




4-2-3. Clock generator and timing generator

Oscillation from the crystal oscillator is divided to create the CPU clock, horizontal sync, vertical sync, and display address control signals.

Since the low state of signal is used for NTPL (NTSC/PAL selection) with the MZ-800, the CPU clock of 3.547 MHz is derived from the crystal frequency of 17.734 MHz by dividing it 1/5.



Clock generator and timing generator circuits



Display address generator block diagram

4-2-4. Display address generator

1) Display address generation

- Display address increments from left to right as beginning from the home position at the upper left corner of the CRT screen (address \$000). The first display line dominates address \$000 through \$027. Because a screen frame consists of 200 rasters, the address at the right side of the bottom corner is as follows:

$$(200 \times 40) - 1 = 7999 = \$1F3F$$

- The address counter stops counting for a horizontal flyback line and stored in the address latch circuit. When the horizontal flyback line terminates, the address latch output is preset in the address counter (display address generator).
- Address is generated even while the vertical flyback line is active and it makes the counter reset before termination of the vertical flyback line.

2) Display address generation in the MZ-700 mode

- Because characters are displayed under the PCG method in the MZ-700 mode, address is generated for each character and the same address is used for displaying of one character. The 3-bit horizontal line counter is provided to count horizontal lines to generate the address (LC0 ~ LC2) for selection of the character front.

Display address increments from left to right having the uppermost left corner of the screen for the home position.

Since 25 lines are used to develop displaying of characters composed of 8 × 8 dots, the address at the right of the bottom lines becomes \$3EF.

3) Display address multiplexed with CPU address


- Address used to write data to the VRAM is latched in order to avoid CPU wait. Display modes of 640 dots and 320 dots are assigned by the mode switch (DMD2).
- Display address is multiplexed with the VRAM write address in the timing of DISP which has the timing that the display address and CPU address may become a pseudo cycle steal.

4-2-5. Scroll

1) Scrolling is possible for both horizontal and vertical directions by means of software offset.

The following four registers are used for scroll control.

- a. Scroll start address register: SSA (7-bit)
- b. Scroll end address register: SEA (7-bit)
- c. Scroll width register: SW = SEA-SSA (7-bit)
- d. Scroll offset register: SOF (10-bit)



2) Control of scroll starts by the initialization of the scroll control register.

$$\text{SSA} = \$0$$

$$\text{SEA} = \$7D$$

$$\text{SW} = \$7D$$

$$\text{SOF} = \$0$$

3) Way of smooth scrolling

$$\text{SOF} = \$0 \rightarrow \$5$$


Programming "SOF = \$5" makes the display screen shifted one line up.

The highest line (address: \$0 ~ \$27) is then assigned to the lowest line (\$1F18 ~ \$1F3F).

As normal scroll involves updating of the data for the lowest line, the data of address \$1F18 ~ \$1F3F are updated.

$$\text{SOF} = \$5 \rightarrow \$0$$

By reducing the value of SOF by "5", it makes the screen shifted one line down.

**4) Line scroll**

$$\text{SOF} = \$0 \rightarrow \$28$$

Programming "SOF = \$28" makes the display screen shifted eight lines up. Data on the highest line therefore shifted to the bottom line.


Programming "\$28 \rightarrow \\$0" makes the display screen shifted eight lines down, and the line on the bottom moves to the highest line.

5) Screen split

Appropriate deviation of SSA, SEA, and SW permits to divide the screen into three sections of Ⓐ, Ⓑ and Ⓒ.

Though the section Ⓑ is permitted to scroll, sections Ⓐ and Ⓒ are not permitted to scroll.

See the figure to explain with.



Assume now that the top of the section Ⓑ is on the 5th line (40 raster) and the top of the section Ⓒ is on the 18th line (144 raster). Attention must be paid to the fact that values SSA and SEA are used for assigning lines. Scroll registers are set with the following values.

$$\text{SSA} = \$19$$

$$\text{SEA} = \$5A$$

$$\text{SW} = \$41$$

$$\text{SOF} = \$0$$


In this occasion, it needs to initialize the screen that has been displayed. "SOF = \$5" must be programmed to scroll Ⓑ one line. Then, only the section Ⓑ is shifted up, and the highest line of Ⓑ moves to the bottom line of Ⓑ. Programming "SOF = \$A" makes it scrolled one more line.

$$\text{SOF} \leq \text{SW}$$

Scroll offset (SOF) should necessarily be within a range of the scroll width. Display is not assured with SOF set greater than SW.

Scroll and control circuit hardware

• Block diagram




Scroll control register

SSA: Scroll start address

Increment of SSA: \$5

Minimum value of SSA: \$0

Maximum value of SSA: \$78




SEA: Scroll end address

Increment of SEA: \$5

Minimum value of SEA: \$5

Maximum value of SEA: \$7D



SW: Scroll width

Increment of SW: \$5


Minimum value of SW: \$5

Maximum value of SW: \$7D

Relation of SW, SEA, vs SSA

$$SW = SEA - SSA$$

$$SW > SSA$$




SOF: Scroll offset

Increment of SOF: \$5

Minimum value of SOF: \$0 (without offset)

Maximum value of SOF: \$3E8



Relation of display address, SEA, SSA, vs SOF

Display address	m	i	k	j	i	h	g	f	e	d	c	b	a
SSA	SSA	SSA	SSA	SSA	SSA	SSA	SSA	-	-	-	-	-	-
SEA	SEA	SEA	SEA	SEA	SEA	SEA	SEA	-	-	-	-	-	-
SOF	SOF	SOF	SOF	SOF	SOF	SOF	SOF	SOF	SOF	SOF	-	-	-
	9	8	7	6	5	4	3	2	1	0	-	-	-
Screen left end address	0	0	0	0	0	0	0	0	0	0	0	0	0
0 Line	0	0	0	0	0	0	0	0	0	0	0	0	0
1 Line	0	0	0	0	0	0	0	1	0	1	0	0	0
2 Line	0	0	0	0	0	0	0	0	1	0	0	0	0
3 Line	0	0	0	0	0	0	0	1	1	1	0	0	0
8 Line	0	0	0	0	1	0	1	0	0	0	0	0	0
16 Line	0	0	0	1	0	1	0	0	0	0	0	0	0
24 Line	0	0	0	1	1	1	1	0	0	0	0	0	0
192 Line	1	1	1	1	0	0	0	0	0	0	0	0	0
199 Line	1	1	1	1	1	0	0	0	1	1	0	0	0

Relation of SW vs SOF

SW > SOF

Concept of the scroll control circuit

Scroll method




- Scrolling by means of VRAM address conversion.

Range of scroll

- y-axis programmable.
- BASIC console command compatible
- x-axis fixed

Scroll sequence

- The scroll start address is termed "SSA" and end address "SEA".
- Execution of scroll, with offset given from the CPU.
- One line (line S) starting from SSA disappears from the display screen.
- A new line (line S') is added to SEA. Line S' is the same refresh memory as the line S. The contents of the memory was erased (nullified by the CPU) before the execution.



Execution of scrolling by address conversion


- Scroll offset (SOF) is the count of lines which the CPU gives to the CRTC. For instance, the following must be observed to perform scrolling.

3-line scroll: $SOF_3 = 0F \times 3$

5-line scroll: $SOF_5 = 0F \times 5$

And, to scroll one more line after 5-line scroll;

5-line scroll: $SOF_5' = SOF_5 + 0F = OF \times 6$



- Display address DA is the signal created in the CRTC display address generation circuit and arranged in their order from the upper left corner of the screen. The bottom right address is 1F400 in the 640 × 200 mode.
- Display memory address DMA represents the VRAM address corresponding to DA. Since scroll is executed by means of address conversion, the order of DMA may not be the same as DA, necessarily.
- CPU address MA is the VRAM address that obtained from the CPU through the CRTC. To lighten burden on the CPU, a circuit is added to make order of DA identical to order of MA arrangement.




Fig-d Address conversion


4-2-6. VRAM data input/output circuit

1. Nothing intervenes for input and output of data in the case of the MZ-700 mode.
2. MZ-800 mode
 - Write

Read data (RD) from the VRAM and write data (WD) from the CPU are subjected to logical operation according to the direction from the write format register (WF) and its result is written.

• Read

For plane read data from the VRAM, data to be read by the CPU are arranged in accordance with the direction of the read format register (RF).



* Logic circuit

Read data from the VRAM and write data from the CPU are subjected to logical operation (OR, XOR, RESET, etc.) and its result is used for the write data.

As the PCG method is adopted for the MZ-700 mode, the text and ATB areas are actually mapped to \$D000 ~ \$DFFF. So, the VRAM address has the following relation with the display character position.

	1	2	3	...	40
1	D000	D001	D002	...	D027
2	D028			...	
25	D3C0			...	D3E7

2) MZ-800 mode

As the bit map method is used for the MZ-800 mode, it is possible to four screens of 320×200 dots and two screens (maximum) of 640×200 dots.


The cycle steal method is used for this mode.

i) 320×200 dots

See separate page for the timing chart during display and CPU read timing.

What is pseudo cycle steal

With the MZ-800, the pseudo cycle steal method is adopted for VRAM accessing.




As shown in the figure, a next display data fetch and CPU accessing are multiplexed during a display period. Because accessing of the VRAM while characters are on display causes the screen to blink with the MZ-700 mode, it awaits for blinking to complete before accessing of the VRAM. But, with the cycle steal method it enhances faster screen processing as it enables to access the VRAM during a display period. Because it is not a complete cycle steal with the MZ-800 but timing is taken using a wait in order to synchronize with the CPU cycle for accessing from the CPU, it is therefore called "pseudo cycle steal".

VRAM access timing


1) MZ-700 mode

See separate page for display timing chart.


The VRAM is configured in the following manner in this instance.



MZ-700 MODE DISPLAY TIMING




MZ-800 MODE (320 × 200 dot)



1) 320×200 dots


See the figure below for VRAM configuration and CRT character display position.




2) 640×200 dots

Because it operates in the cycle steal mode, two bytes of display data are fetched during one byte display cycle. (See the chart in separate page.)

See the figure below for VRAM configuration and CRT character display position.



800 MODE (640 × 200 dot)

**CPU and VRAM accessing**

1. Accessing of the VRAM by the CPU is carried out in the cycle steal mode (MZ-800 mode only) during the flyback period of the display under the control of the CRT controller.
 2. Even when there is no accessing from the CPU in the CPU cycle, such as VRAS, VCAS, VOE, etc. are outputted in the timing of the read cycle at all times.
 3. Write to the VRAM is carried out after logical operation of the read and write data by means of the read-modify-write method. But, in the case of the 320 × 200, 16-color mode, data are written in two CPU cycles as there is a need of writing to Plane IV.
- See separate paper for timing chart.


4. CPU wait

1) Write

- As there is a one-byte buffer in the CRT controller, write to the VRAM from the CPU is carried out through the buffer. But, actual write to the VRAM is


done by the CRT controller. Therefore, there would be no need of wait under almost any condition in the MZ-800 mode.

- Even in the MZ-700 mode, wait is issued when there are more than two writes in a display period.



2) Read

Wait is issued along with the CPU write action both during displaying and flyback periods to perform reading operation in synchronization with the CPU cycle.



4-2-7. Register functions

VRAM configuration


- One or two chips of 16 KB VRAM are used.
- In the case of a single 16 KB VRAM chip, it handles 320×200 dots, 4 colors, or 640×200 dots 1 color.
- In the case of two 16 KB VRAM chips, it handles 320×200 dots, 16 colors, 640×200 dots, 4 colors, 320×200 dots, 4 colors, 2 frames, or 640×200 dots, 1 color, two frames.

* Discussed next are about functions of the custom LSI. There may be some restrictions because the standard version of the MZ-800 incorporates only one 16 KB RAM.

Display mode register (OUT &HCE)

- It consists of four bits which are used to represent display method, resolution, and display screen (color plane) in combined way.

Display mode register (DMD)



- DMD 3, 2: Display method and resolution

DMD 3	2	
0	0	Bit map, 320×200
0	1	Bit map, 640×200
1	0	MZ-700 mode
1	1	Prohibited

- DMD 1, 0: Display screen designation

DMD 1	DMD 0	320×200	640×200	MZ-700
0	0	Frame A, Planes I and II	Frame A, Plane I	Normal
0	1	Frame B, Planes III and IV	Frame B, Plane III (NOTE) Planes I, II, III, and IV	Prohibited
1	0	Prohibited		Prohibited

NOTE: 640×200 , Plane B is Plane III, not Plane II.

△ 3/3

* With the MZ-800, DMD 1 = 0, DMD 0 = 0.

Table-1 VRAM configuration and display mode


VRAM capacity	VRAM configuration	Resolution	Display color	Display frame	Color combination (NOTE)	DMD			
						3	2	1	0
16 KB	 VA 0~7	320×200	4 colors	Frame A	I, II	0	0	0	0
	 VA 0~7					0	1	0	0
32 KB	 VA 0~7	320×200	4 colors	Frame A	I, II	0	0	0	0
	 VC 0~7					0	0	0	1
	 VA 0~7		16 colors	Frame A	I, II, III, IV	0	0	1	0
	 VC 0~7					0	1	0	0
	 VA 0~7	640×200	1 color	Frame A	I	0	1	0	0
	 VC 0~7					0	1	0	1
	 VA 0~7		4 colors	Frame A	I, III	0	1	1	0
	MZ-700	40 characters $\times 25$ lines	8 colors	Frame A	RGB	1	0	0	0

(NOTE) Except for the MZ-700 mode, actual display colors are produced by the pallet.

VRAM to CPU interface

- As the CRTC bus is completely separated from the CPU bus, read and write of the VRAM is carried out through the CRTC. Therefore, interfacing with the CPU is done via the read register or write register in the CRTC.
- VRAM access by the CRTC is done under the pseudo cycle steal mode.
- Not only read and write are for the accessing with the CPU, it permits to read multiple number of screen data logical operational results and to write the read-modify-write of the logical operational results for the data already written. So, it has two registers of the read format register and the write format register.
- It permits CPU access to the non-display plane in the display mode according to the B/A bit and it enables selection of data buffer and two screens, when the 32 KB VRAM is used.

a) Read format register (RF) (OUT & CD)



* NOTE: Same as the bit B/A of the write format register.

• SRCH/SING

"0": Single color data read

Reads the data of the color plane, I, II, III, or IV, specified by "1".

NOTE: Only one item should be "1" out of I, II, III, and IV. If it is "1" for more than two or non-existence of the VRAM may not assure the data read.

"1": Specified color search

"1" is returned for the bit of the color specified by 0/1 of I, II, III, and IV.

NOTE: Depending on the display mode, color combination is permitted for the bit combination of I, II, III, IV; III, IV; I, II; I; and III. Bit combination otherwise will be disregarded.

(ex. For the 640 × 200, 4-color mode, combination becomes possible for I and III, and II and IV are disregarded.)

• B/A

CPU access plane change

MZ-800 → "0": Frame A access

Accesses the frame A (planes I and II for the 320 × 200, 4-color mode; plane I for the 640 × 200, 1-color mode).

"1": Frame B access

Accesses the (planes III and IV for the 320 × 200, 4-color mode; plane II for the 640 × 200, 1-color mode).

• I, II, III, IV Color plane designation.

Table-2 Display mode vs read format register

	Display mode	SRCH/SING	B/A	IV	III	II	I	Function (NOTE)
Single color data read	320 × 200, 4/16 colors	0	(*) Frame A: "0" Frame B: "1"	0	0	0	1	Plane I data read
				0	0	1	0	Plane II data read
				0	1	0	0	Plane III data read
				1	0	0	0	Plane IV data read
	320 × 200, 4 colors	1	0	x	x	0	0	I, II dot search
				x	x	0	1	I, II dot search
				x	x	1	0	I, II dot search
				x	x	1	1	I, II dot search
			1	0	0	x	x	III, IV dot search
				0	1	x	x	III, IV dot search
				1	0	x	x	III, IV dot search
				1	1	x	x	III, IV dot search
Specified color search	320 × 200, 16 colors	1	x	0	0	0	0	I, II, III, IV, dot search
				0	0	0	1	I, II, III, IV, dot search
				0	0	1	0	I, II, III, IV, dot search
				0	0	1	1	I, II, III, IV, dot search
				0	1	0	0	I, II, III, IV, dot search
				⋮	⋮	⋮	⋮	⋮
				1	1	1	1	I, II, III, IV, dot search
	640 × 200, 1 color	1	0	x	x	x	0	I, dot search
				x	x	x	1	I, dot search
			1	x	0	x	x	III, dot search
	640 × 200, 4 colors	1	x	x	1	x	x	III, dot search
				x	0	x	0	I, III, dot search
				x	0	x	1	I, III, dot search
				x	1	x	0	I, III, dot search
				x	1	x	1	I, III, dot search
	MZ-700	0	0	0	0	0	1	Data, ATB, CG area read

(*): Refer to the display frame of Table-1.

NOTES:

- Read for the non-existing VRAM are not assured.
- The above parameter has to be set up for the MZ-700 mode.
- ★ B/A must be set to "0" for the standard MZ-800 (without MZ1R25).

b) Write format register (WR) (OUT & CC)

								LSB
MSB			(NOTE) B/A	IV	III	II	I	
WMD 2	WMD 1	WMD 0						

NOTE: Same as the bit B/A of the read format register.

• I, II, III, IV

Color plane designation

• WMD 0 ~ 2

Selects the logical operational mode for read-modify-write.

• B/A (NOTE)

Standard MZ-800 → "0": Frame A access

Frame A is accessed for the display mode.

"1": Frame B access

Frame B is accessed for the display mode.

Write mode	WMD			B/A	Color plane				Display mode	Function	WD: Write data	
	2	1	0		IV	III	II	I			VD : VRAM data	
SINGLE WRITE	0	0	0	Frame A: 0	0/1	0/1	0/1	0/1	320 × 200, 4/16 colors	Color plane of "1": WD, write Color plane of "0": Fixed		
EXOR	0	0	1		0/1	0/1	0/1	0/1		Color plane of "1": WD ⊕ VD Color plane of "0": Fixed		
OR	0	1	0		0/1	0/1	0/1	0/1				
RESET	0	1	1	Frame B: 1	0/1	0/1	0/1	0/1	320 × 200, 1/4 colors	Color plane of "1": WD + VD Color plane of "0": Fixed		
REPLACE	1	0	X		0	X	X	0/1			Color plane of "1": WD Writes WD in a specific color (Character write to the graphic plane)	
					1	0/1	0/1	X				
					X	0/1	0/1	0/1				
					0	X	X	X		Color plane of "0": Writes "0". Color plane of "X": Fixed		
					1	X	0/1	X				
					X	X	0/1	X				
PSET	1	1	X	0	X	X	X	0/1	320 × 200 @, 4 colors @	Writes only bit "1" of WD in a specific color. (Character write to graphic plane)		
					1	0/1	0/1	X				
					X	0/1	0/1	0/1				
				1	0	X	X	X	320 × 200, 16 colors	Color plane of "1": WD + VD Color plane of "0": WD · VD Color plane of "X": Fixed		
					1	X	0/1	X				
					X	X	0/1	X				
MZ-700	0	0	0	0	0	0	0	1	MZ-700	Writes WD into the DATA, ATB, and CG area.		

(*) Refer to Table-1 display frame


NOTES:

- Write for the non-existing VRAM are not assured.
- The above parameter has to be set up for the MZ-700 mode.
- B/A must be set to "0" for the standard version MZ-800.

c) Example of CPU read/write access

- Shown next are access examples of REPLACE write, PSET write, and SEARCH read in the 320×200 , 16-color mode.

As for display colors, Plane I corresponds to B, II to R, III to G, and IV to I.



It develops the screen when a next CG patterns are written after setting the REPLACE mode and the light yellow color in the WF register.

① REPLACE write

- To develop light yellow characters on the graphic screen.

So, the bit "1" of the write data becomes the color specified by WF and rest of others become RESET (black).


WF register

Mode	B/A	Color designation					
1	0	0	0	1	1	1	0

 : Light yellow replace mode

Write data (CG pattern)

0	1	0	1	0	1	0	1
---	---	---	---	---	---	---	---



② PSET write

- To overlay a light yellow hatching over the graphic display screen of ①.


WF register

Mode	B/A	Color designation					
1	1	0	0	1	1	1	0

 I G R B : Light yellow PSET mode

Write data

0	1	0	1	0	1	0	1
---	---	---	---	---	---	---	---



So, only the bit "1" of the write data becomes the color specified by WF in this mode, and rest of other colors do not change.

Read data

0	1	0	1	0	1	0	1
---	---	---	---	---	---	---	---

 : Only the bit of light yellow becomes "1".

③ SEARCH read + PSET write

- To change light yellow in ② above to change to red
- The following data are set when the memory is read after setting the light yellow search mode in the RF register.

- When the above read data are read after setting the red PSET mode in the WR register.

Black	Red	Yellow	Red	Magenta	Red	Cyan	Red
-------	-----	--------	-----	---------	-----	------	-----

RF register

Mode	B/A	Color designation				
1		0	1	1	1	0

 : Light yellow search


Now, a partial color change has been attained.

As in above, it enhances fast display change with less of VRAM accessing by using various write modes.

4-2-8. Pallet

- As there are four 4-bit pallet registers provided inside the unit, it permits choice of R, G, B, and I combinations, and it enables to make choice of any desired two or four colors out of sixteen available colors. However, in the 320×200 , 16-color mode, choice of colors permitted to four kinds of colors output of sixteen.
- Only the conventional mode is applicable for the MZ-700 mode without using pallet.
- Pallet is not applicable for the border color.

<Configuration>



<Pallet output and display mode>

- Shown next is the relation of the display mode, color plane data vs R, G, B, I outputs.

<Pallet register write> ($F0_H$)

OUT $F0_H$	x	S_2	S_1	S_0	I_i	G_i	R_i SW ₁	B_i SW ₀	LSB
i = 0 ~ 3									

1) $S_0 \sim S_2$: Register section

S_2	S_1	S_0	Register No.
0	0	0	PLT 0
0	0	1	PLT 1
0	1	0	PLT 2
0	1	1	PLT 3
1	0	0	SW ₀ , SW ₁

2) B_i, R_i, G_i, I_i : Pallet write data3) SW_0, SW_1 :

With these switches, it is possible to make combination of Planes III and IV data in the 320×200 , 16-color mode. Switches are used to assign pallets to four groups of colors.

(Plane III data) = SW_0 , (Plane IV data) = SW_1
Only for the color information, the color information set by the pallet register are available as B, R, G, and I outputs. For color information other than that, data in Plane I through Plane IV are sent out as the B, R, G, and I outputs.

(See example next.)

Display mode			Display color	Pallet output select		Pallet enable SW_0, SW_1	Output select		Output	Output	Output	Output	
A	B	A					A	B					
320 × 200	Frame A	4 color	4 colors out of 16 colors	Plane I data	Plane II data	x	0	0	B_0	R_0	G_0	I_0	
							1	0	B_1	R_1	G_1	I_1	
							0	1	B_2	R_2	G_2	I_2	
							1	1	B_3	R_3	G_3	I_3	
		Frame B	4 colors out of 16 colors	Plane III data	Plane IV data	x	0	0	B_0	R_0	G_0	I_0	
							1	0	B_1	R_1	G_1	I_1	
							0	1	B_2	R_2	G_2	I_2	
							1	1	B_3	R_3	G_3	I_3	
640 × 200	Frame A	16 colors	(Ex.) 16 colors out of 16 colors	Plane I data	Plane II data	$SW_0 = \begin{cases} \text{Plane III data} \\ \text{Plane IV data} \end{cases}$	0	0	B_0	R_0	G_0	I_0	
							1	0	B_1	R_1	G_1	I_1	
							0	1	B_2	R_2	G_2	I_2	
							1	1	B_3	R_3	G_3	I_3	
		Frame B	2 colors out of 16 colors	Plane III data	x		x	x	I	II	III	IV	
							0	x	B_0	R_0	G_0	I_0	
							1	x	B_1	R_1	G_1	I_1	
							0	x	B_0	R_0	G_0	I_0	
640 × 200	Frame A	2 colors	2 colors out of 16 colors	Plane I data	x	$SW_1 = \begin{cases} \text{Plane III data} \\ \text{Plane IV data} \end{cases}$	1	x	B_1	R_1	G_1	I_1	
							0	x	B_0	R_0	G_0	I_0	
							1	x	B_1	R_1	G_1	I_1	
							0	0	B_0	R_0	G_0	I_0	
		Frame B	4 colors	Plane III data	x		1	0	B_1	R_1	G_1	I_1	
							0	1	B_2	R_2	G_2	I_2	
							1	1	B_3	R_3	G_3	I_3	

(Ex.)

An example of the pallet in use in the 320×200 , 16-color mode

- Assume that the pallet register has been set to the following.


PLT0 = Black
PLT1 = Cyan
PLT2 = Red
PLT3 = Magenta

- When SW_0 is set to "0" and SW_1 to "0", the pallet is applied to four colors in group 1 ($III = 0, IV = 0$) and it results in the color as shown in ① of the table right (yellow to cyan).
- When SW_0 is set to "0" and SW_1 to "1", four colors of group 3 ($III = 0, IV = 1$) becomes the display color set by the pallet.
- Therefore, any color can be chosen out of 16 colors against four colors of color group selected by SW_1 and SW_2 .
- For group other than selected by SW_0 and SW_1 , the color that I ~ IV outputted on B, R, G, I is displayed.

Group	Plane data				Display color of I ~ IV → RGBI	$SW_0 = 0$ $SW_1 = 0$	$SW_0 = 0$ $SW_1 = 1$
	I	II	III	IV			
Group 1	0	0	0	0	Black	PLT0 = Black	Black
	1	0	0	0	Blue	PLT1 = Cyan	
	0	1	0	0	Red	PLT2 = Red	
	1	1	0	0	Magenta	PLT3 = Magenta	
Group 2	0	0	1	0	Green	←	←
	1	0	1	0	Cyan	←	←
	0	1	1	0	Yellow	←	←
	1	1	1	0	White	←	←
Group 3	0	0	0	1	Gray	←	PLT0 = Gray
	1	0	0	1	Light blue	←	PLT1 = Light blue
	0	1	0	1	Light red	←	PLT2 = Light red
	1	1	0	1	Light magenta	←	PLT3 = Light magenta
Group 4	0	0	1	1	Light green	←	←
	1	0	1	1	Light cyan	←	←
	0	1	1	1	Light yellow	←	←
	1	1	1	1	Light white	←	←

Border color

- As the CRTC has a 4-bit border color register, it permit to use any border color out of 16 colors.
- Border register (OUT 06CF_H)



- B, R, G, and I becomes "0" (black) when reset.

4-2-9. CRTC register map

- VRAM control
- Data display on the video screen


Control I/O address map

I/O address		IN/OUT	
H (B)	L (C, ☆)		
—	CC	O	Write format register (WF) Read format register (RF) Display mode register (DMD) Status read
—	CD	O	
—	CE	O	
—	CE	I	
01	CF	O	Scroll offset register L (SOF1), 8 bits
02	CF	O	Scroll offset register R (SOF2), 2 bits
03	CF	O	Scroll width register (SW), 7 bits
04	CF	O	Scroll start address register (SSA), 7 bits
05	CF	O	Scroll end address register (SEA), 7 bits
06	CF	O	Border color register (BCOL), 4 bits
07	CF	O	Superimpose bit (D7) (CKSW), 1 bit
	FD	O	Pallet register

Written by indirect OUT command.
B register ← 0~7
OUT(C), A

4-2-10. ROM configuration

The MZ-700 monitor, character generator (CG), MZ-800 monitor, and IPL are implemented on a single chip of 16k × 8-bit ROM.



4-3. 8255 Programmable Peripheral Interface


The 8255 has three pairs of 8-bit I/O ports, each one can be assigned to input or output port by means of programming. A different mapping is established de-

pending on the mode. In the MZ-700 mode, it is on memory space, and in the MZ-800 mode, it is on I/O space.

Port name (address)	Pin No.	I/O	Active state	Function
PA (700 \$E000) (800 \$D0)	PA ₀ PA ₁ PA ₂ PA ₃ PA ₄ PA ₅ PA ₆ PA ₇	O	H H H H L L L	Keyboard scan strobe Joystick-1 strobe Joystick-2 strobe CRT cursor blink timer reset
PB (700 \$E001) (800 \$D1)	PB ₀ PB ₁ PB ₂ PB ₃ PB ₄ PB ₅ PB ₆ PB ₇	I	L	Keyboard scan input
PC (NOTE-1) (700 \$E002) (800 \$D2)	PC ₀ PC ₁ PC ₂ PC ₃ PC ₄ PC ₅ PC ₆ PC ₇	O O O O I — — —	L — L — H — — —	Prohibits sound output of the 8253 Cassette write data Disables timer interrupt Rotates the cassette motor Checks the cassette motor Cassette read data CRT cursor blink timer input Vertical blink signal
(700 \$E003) (800 \$D3)	—	—	—	Control port

NOTE-1: Output data dependent on the bit set mode.


NOTE-2: Motor is controlled on and off by the rising edge of the signal.



a) Key scan


Ports PA₀~PA₃ of the 8255 are connected via the

LS145 decoder, and PB₀~PB₇, are connected to the key matrix directly.



Key strobe is issued through PA₀~PA₃ to scan the key. As it is supplied to the decoder, it makes one of outputs, 0~9, set low. It is then added to the key matrix to scan the line of the key depressed (vertical key matrix scan). The line is in the low state, if it is in depression (horizontal key matrix scan).

NOTE: In the ready for command state, PA₀~PA₃ are normally repeats to be low state and the decoder outputs repeats to be high state. But, since the decoder is of an open collector type, it would not permit to check high and low state.

**Example**

8255 output	PA ₃	PA ₂	PA ₁	PA ₀
	L	H	L	L

Only the LS145 decoder output 4 (#5 pin) is in low state.

Because the connector (5) is in low state, key scan is permitted only for keys, A through H.


State of the 8255 input port B.
PB ₇ PB ₆ PB ₅ PB ₄ PB ₃ PB ₂ PB ₁ PB ₀
L H H H L H H L

Above state shows that keys, A, E, or H, is in depression.

b) Cassette control

The 8255 issues the cassette write data from PC1 and

read signal through PC5. The type of data (input, output) and its format are as follows:



LONG represents the bit value "1" and SHORT the bit value "0". Data will be read at 368 microseconds after

the signal rising edge. Data are recorded in repetition of LONG and SHORT, and the same data are written twice.


SHORT 10 seconds	TAPE MARK	1	1-1. INFORMATION BLOCK 128 bytes	Check sum, 2 bytes	1	SHORT 256 bytes	INFORMATION BLOCK 128 bytes	Check sum, 2 bytes	1	SHORT 5 seconds	
220C0	LONG 40 SHORT 40	LONG			LONG				LONG	11000	

TAPE MARK	1	DATA BLOCK	Check sum 2 bytes	1	SHORT 256 bytes	DATA BLOCK	Check sum 2 bytes	1	
LONG 20 SHORT 20			LONG		LONG				

See next for the contents of the information block.


Name	Byte count	Function	Note
ATRB	1	Attribute	
NAME	17	File name (16 characters maximum)	CR (0D) affixed
SIZE	2	File byte size	In order of low to high order
DTADR	2	Loading address	
EXADR	2	Execution address	
COMNT	104	Comment	Not used

Rotation of the cassette (dedicated) is controlled by the 8255 and its peripheral circuits.



If switch has not been ON on the cassette recorder side, SENSE signal is in high state. When a switch (REW, FF, etc.) is pushed, it makes the signal turned low. It presets the D-FF and the motor starts to rotate with MOTOR in high state. With lock given to the D-FF through PC3, it permits on/off control of the motor. If a switch is pushed on the cassette recorder side, it permits examination of the motor operating state by means of L and PC4.

For use of other than MZ-800 cassette tape recorder type, it needs to short SENSE to GND, READ to EXREAD, and WRITE to EXWRITE of the connector T-5. Use of the cassette recorder of other kind may sometimes not permit proper loading and saving operation. In such an event, adjust the volume and tone controls to find the optimum positions. To meet the opposite polarity of cassette tape recorder, there is a dip switch provided. Changing the switch position makes TPSW signal state changed so as to invert the signal waveform.



4-4. 8253 Programmable Interval Timer



The 8253 makes sound generated with the counter #0 and internal timer is operated with the counters #1 and #2.

- Counter mode

#0 Square waveform generator MODE3

#1 Rate generator MODE2

#2 Interrupt on terminal counter



- The counter #0 counts input pulse of 1.1 MHz, divided by the predetermined rate (musical score data) to generate sound. It is connected with the mixing audio amplifier through AUDIO-IN of the sound IC (76489AN).

This counter output is gated by PC of the 8255 port C, and the counter gate is controlled by D01 of \$E008. The counter #0 output is also used for interrupt control INT0 and connected to A4 of the Z-80A PIO port A.

- The counter #1 counts pulse of 15.6 kHz and generated a pulse on OUT1 at every second. The counter #2 counts pulses and makes OUT2 turned high. OUT2 outputs becomes INT via the gate and is connected to INT of the CPU.

4-5. Printer interface

The Z-80A PIO is used for the printer interface. It has a pair of 8-bit I/O ports.

Pin name	Pin No.	I/O	Signal name	Description															
D ₀ ~D ₇	19,20,1 40,39,38 3,2	I/O	Z80-CPU Data Bus	Bidirectional, 3-state, Z-80 CPU bus. Data and command transfer between the Z-80 CPU and the PIO is carried out through this data bus. D ₀ is the least significant digit.															
B/A	6	I	Port B or A Select	Port select signal. Depending on the state of this signal, the port is specified through which data or command is transferred between the Z-80 CPU and the PIO. } H : Port B } L : Port A															
C/D	5	I	Control or Date Select	Control/data select signal. Depending on the state of this signal, control port or data port is selected for the port assigned with B/A. <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>B/A</th><th>C/D</th><th>Selected port</th></tr> <tr> <td>L</td><td>L</td><td>Port A data</td></tr> <tr> <td>L</td><td>H</td><td>Port A control</td></tr> <tr> <td>H</td><td>L</td><td>Port B data</td></tr> <tr> <td>H</td><td>H</td><td>Port B control</td></tr> </table>	B/A	C/D	Selected port	L	L	Port A data	L	H	Port A control	H	L	Port B data	H	H	Port B control
B/A	C/D	Selected port																	
L	L	Port A data																	
L	H	Port A control																	
H	L	Port B data																	
H	H	Port B control																	
CE	4	I	Chip Enable	Chip enable signal. A low on this line enables the PIO. Normally connected with the I/O address decoder output.															
Ø	25	I	System Clock	System clock CPU clock Ø is usually used.															
M1	37	I	Machine Cycle One	Connection with CPU M1 signal (low active). The PIO attains synchronization with the CPU interrupt control logic by M1. The PIO will be reset when M1 is set low at least for a period of two clock cycles after turning IORQ and RD high state.															
IORQ	36	I	Input Output Request	Connection with CPU IORQ signal (low active). This signal performs data transfer between the CPU and the PIO in connection with B/A, C/D, CE, and RD. If CE, RD, and IORQ are low, the data on the port selected by B/A are transferred to the CPU. If CE, IORQ are low, data or command is written through the port selected by B/A.															
RD	35	I	Read	Connection with CPU RD signal (low active). This signal controls the direction of data transfer between the CPU and the PIO in connection with B/A, C/D, CE, and IORQ.															
IEI	24	I	Interrupt Enable in	Interrupt daisy chain signal. The PIO will respond to the INTA cycle of the CPU only when this signal is high.															
IEO	22	O	Interrupt Enable Out	Interrupt daisy chain signal. This signal is high only when IEI is not high with the PIO having an interrupt request. It goes low when IEI is low or PIO is having an interrupt request.															

Pin name	Pin No.	I/O	Signal name	Description
<u>INT</u>	23	O	Interrupt Request	Connection with CPU <u>INT</u> signal. A low on this line causes the PIO to place an interrupt request to the CPU. Because it is of an open drain type, it is possible to make <u>INT</u> of several peripheral LSI wired OR using the pullup resistance.
A ₀ ~A ₇	15~12 10~7	I/O	Port A Bus	Port A data bus. Data transfer is carried out with the PIO and peripheral device via this bus. A ₀ is the least significant digit.
<u>ASTB</u>	16	I	Port A Strobe	Port A strobe. Significance of this signal depends on the Port A operational mode. 1) Byte output mode : It indicates that the peripheral device has received data from the PIO at a rising edge of this strobe. 2) Byte input mode : Peripheral device loads data in the PIO port A input data register at a rising edge of this strobe. 3) Bidirectional mode : The contents of the port A output data register are outputted on A ₀ ~A ₇ when the strobe is in low state. 4) Bit mode : Not used.
ARDY	18	O	Register A Ready	Register A ready. Significance of this signal depends on the state of the port A operational mode. 1) Byte output mode : Data are loaded in the port A data output register when this signal goes high, makes A ₀ ~A ₇ stable, and it indicates that data can be transferred to a peripheral device. 2) Byte input mode : A high on this line indicates that the port A data input register is not occupied so as to be ready for receiving of a next data into the data register. 3) Bidirectional mode : This signal is used to indicate that data has been ready in the port A output data register. Data will not be issued on A ₀ ~A ₇ in this mode, unless <u>ASTB</u> turns low. 4) Bit mode : Not used.
B ₀ ~B ₇	27~34	I/O	Port B Bus	Port B data bus. Function of this bus is identical to A ₀ ~A ₇ . But, it permits to drive a Darlington transistor as the bus can supply 1.5 V, 1.5 mA. B ₀ is the least significant digit.
<u>BSTB</u>	17	I	Port B Strobe	Port B strobe. Function of this signal is identical to <u>ASTB</u> , except for the following: This signal is used to load data from a peripheral device into the port A input data register, when the port A is in the bidirectional mode.
BRDY	21	O	Register B Ready	Register B ready. Function of this signal is identical to ARDY, except for the following: This signal indicates that the port A input data register is unoccupied and is ready for receiving of a next data, when the port A is in the bidirectional mode.


For the MZ-800 the PIO located on the I/O space, and address of ports performs the following:

\$FC Port A control

\$FD	Port B control
\$FE	Port A data
\$FF	Port B data

	Pin name	I/O	Active	Signal name	Function	
Port A (\$FE)	PA ₀	IN	L	RDA	A low on this line indicates that the printer data is ready to receive. A low on this line informs the personal a paper depletion during status check. An 8253 output used for interrupt. Horizontal blanking signal used for interrupt. Used for printer initialization. Indicates the printer to receive data.	
	PA ₁	IN	L	STA		
	PA ₂	IN	—	GND		
	PA ₃	IN	—	GND		
	PA ₄	IN	H	IRT		
	PA ₅	IN	H			
	PA ₆	OUT	H			
	PA ₇	OUT	H	RDP		
Port B (\$FF)	PB ₀	OUT	—	RD ₀	Printer data or control code to the printer.	
	PB ₁	OUT	—	RD ₁		
	PB ₂	OUT	—	RD ₂		
	PB ₃	OUT	—	RD ₃		
	PB ₄	OUT	—	RD ₄		
	PB ₅	OUT	—	RD ₅		
	PB ₆	OUT	—	RD ₆		
	PB ₇	OUT	—	RD ₇		

Interfacing timing



After the personal computer confirms that the printer is ready to receive data at (①), the data is then sent to \$FF port (PIO port B) at step (②).

As reception of data is directed to the printer at step (③), it makes RDP forced low at step (④) upon confirming that the printer received it ($\overline{RDA}=H$). After this, it awaits until \overline{RDA} goes from high to low before transfer of a next data. But, it is possible to transfer successive data by interrupting the CPU at a falling edge of \overline{RDA} , since RDA is inputted to the \overline{RSTB} input of the PIO, when in the port B mode 0.

It is also possible to interrupt the CPU referring to Port A inputs. Though discussed above is the printer interface method for the MZ compatible printer types, there is the Centronics compatible method for parallel interfacing of the printer. Since this method is basically the same as the MZ mode, except that signal polarity is opposite.

NOTE: Though \overline{RDA} is active low, it may be handled the same as high state of BUSY when considered in term of signal significance.

As shown in the figure above, it could be known that RDP and IRT should be inverted in order to make connection with the Centronics compatible printer.

It can be attained by changing PRSW to high using the dip switch.

NOTE: When the MZ-800 dedicated printer is used, there may be such a case that proper operation is not attained due to different printing characters and control codes. It must be also noted that all MZ-800 characters can not be printed. Besides, connection with a Centronics compatible printer may not be permitted hardware-wise, sometimes.


4-6. Programmable sound generator

The SN76489N is used for the programmable sound generator which is controlled by the I/O port \$F2. It is write only. In order to permit smooth sound generation, timer interrupt is applied using the 8253. For the interrupt timer, the count 0 of the 8253 is used. The counter 0 is used for creation of sound steps in the MZ-700 mode, but, it is used for the timer interrupt source of the PSG in the MZ-800 mode. Interrupt is controlled by PA5 of the PIO. It is, however, possible to mask the counter 0 output by PC0 of the 8255, in order to prevent sound generation during interrupt.

MZ specification		Centronics specification	
Signal name	Active	Signal name	Active
RDA (NOTE)	"L"	BUSY	"H"
RDP	"H"	STB	"L"
IRT	"H"	INPUT PRIME	"L"


4-7. Joystick

It permits connection of two ATARI compatible joysticks.



(Configuration of joystick-1)

Low active strobes are issued through PA4 (JOY1) of the 8255 and PA5 (JOY2) interrogate switch activation through inputs to \$F0 (JOY1) and \$F1 (JOY2).



Configuration of ATARI compatible joystick

4-8. System switch setup

System switches are assigned as follows:

SW No.	Function	Setup method
1	MZ-700/MZ-800 selection	ON: MZ-700 mode OFF: MZ-800 mode
2 3	MZ/Centronics printer selection	MZ printer with SW2 and SW3 at ON Centronics printer with SW2 and SW3 at OFF
4	External cassette recorder polarity selection	Changed so as to enable read on the external cassette recorder.

* Switch setups at the factory

SW1 OFF (MZ-800 mode)


SW2 ON } (MZ dedicated printer)

SW3 ON }

SW4 ON —

5. Power supply

5-1. Block diagram



5-2. Operational description

The block diagram of the power supply unit is shown above. It adopts the self-excitation ON/ON control method. First, the source supply is rectified through the noise filter and converted into direct current. As the dc current is applied to the switching transistor, it causes the transistor to start repeating ON and OFF. After the dc voltage is converted into high frequency pulse, it is added to the primary side of the main transformer which causes to induce voltage on the secondary side. This high frequency pulse is then rectified and filtered to obtain the dc voltage of +5 volts. For control of output voltage, the output voltage is compared with the reference voltage and its error is detected in the control section. While the switching transistor is in the OFF cycle, it makes the photo cuppler PC1 active by the detecting signal of the control section for given period. By adjusting control current of the drive circuit, it makes the out put stabilized.

5-3. Maintenance

Cleaning

Dust deposit inside the power supply unit may becomes the cause for overheat as it prevent heat dispersion, which results in damage in component. Stains on the fuse contact and connector contact may lead to contact failure. So, it has to be cleaned using soft cloth damped with alcohol or dry soft cloth.

5-4. Problem determination and sequence

Follow the next procedure to find the cause of trouble.

- (1) Avoid removing the board to check. But visually observe the board to check for open circuit line, burnt resistor, fuse, and semiconductor chips in the first place.
- (2) If a defective item were found, it has to be replaced with the new one. But, care must also taken as there are possible defects in multiple number of components.

«MZ1P16»

1. SPECIFICATION

Outline

The MZ-1P16 is the external installation 4-color plot printer designed for use with the MZ-800 series personal computer. It can be fixed on the MZ-800 when the table is used.

Specification

Type name	: MZ1P16
Print method	: 1, Black; 2, Blue; 3, Green; 4, Red
Print speed	: 10 characters average (smallest letter)
Printing size	: 80/40/26 digits (software assigned)
Character set	: 115
Resolution	: 0.2 mm
Power supply	: +5 V supplied from the MZ-800 via the DC jack
Power consumption	: 11 W
Physical dimensions	: 162(W) × 133(D) × 59(H), excluding accessories.
Weight	: 1 kg (MZ-1P16)
Accessories	: Roll paper (1), ball point pen (one each of black, blue, green, red), paper holder (one each on side), paper shaft (1), paper guide (1)
Operating temperature	: 0 to +35 centigrades
Storage temperature	: -20 to +70 centigrades
Operating humidity	: 80%RH, maximum


2. INSTALLATION

(Fixing the printer)

1. Fix the printer unit on the table as shown in the figure.

(Place the printer in the arrow direction ①, lightly move in the arrow direction B, then secure it with screws.)

* It is also possible to use the printer free on the table without securing.



Connection procedure after the installation


① Make sure that power is off to the MZ-800 and its peripheral units.

② Remove the printer connector cover on the back side of the MZ-800.

③ Connect the data cable and the power supply cable of the unit with the printer connector and the 5 VDC jack of the MZ-800.

④ For connection of the printer connector, use the screws that had been at both ends of connector.


Rear side of the MZ-800



* When this unit is in use, set the MZ-800 printer dip switch to the MZ side.

3. OPERATION

3-1. Block diagram



3-1-1. At power on

At power on, more than 5V of pen up current is applied for a period of 10ms, plus 5 and minus 0ms, to move the carriage 556 steps backward on the X-axis in order to initialize the colour position. As the carriage is held at the left margin after disengagement of the motor, it is then moved 30 steps forward on the X-axis, then stepped back 30 steps again to check if the colour position detector has been made. If not, it continues to move the carriage 30 steps forward on the X-axis, then return 30 steps to ensure the made condition.

3-1-2. Colour change operation


To change colour, the slider makes three reciprocating movements of 6mm (30 steps) at the left end of the X-axis to move the pen position one step. When the desired pen position is attained, it then returns to the home position. Since the pen rotor makes a unidirectional rotation at the left end of the X-axis, and is locked within printable range, care must be exerted not to touch the rotor and the slider.

3-1-3. Pen exchange operation

A pen needs to be exchanged with a fresh one when it runs out of ink. In such an event, the pen is moved 485 steps forward on the X-axis from the home position with the used pen located on the top of the rotor, then take out the used pen, by pressing the pen release lever and exchange it with a fresh one.


3-1-4. Motor phase and rotating direction

The arrow head indicates the forward direction for both the X-axis and Y-axis.



3-2. Pen exchange method

To remove pen, press the pen exchange button, when the slider is at the right handside, push the pen release lever.




To install the pen, push the tip of the pen through the ring of the return spring in the first place, then push into the holder. Upon completion, ensure that the tip of the pen is engaged with the hole of the pen return spring. If colour change is done when the pen is disengaged from the hole, it may cause improper rotation of the rotary holder as the slider makes contact with the pen. Do not try to rotate the rotary holder by hand when installing the pen during replacement of the pens.

3-3. Stepping motor driving signal

- The X-axis stepping motor and the Y-axis stepping motor are driven by the two-phase magnet.

Stepping motor driving signal



It is more effective to save power to shut off current while the X and Y axis motors are at a halt. But, there may be a possible malfunction because of unsuppressed vibration, if the current is turned off with a normal pulse width. In order to prevent this, current is applied excessively for more than the given hold time ($t_{MH} = 1\text{ms}$ or more).

3-4. Colour position detector

The colour position detector consists of a reed switch and a permanent magnet and it may cause malfunction owing to external vibration, and magnetic influence. Especially, when deposit of alien matter or paper fragments is between the left end of the carriage and the frame this may result in a failure of the colour detect performance.

3-5. Character set

Input of an undefined code up to \$20 is ignored. Other undefined codes are represented in hexadecimal notation using the pen in a next color position.

Pin configuration (top view)

T0	1	40	Vcc
XTAL 1	2	39	T1
XTAL 2	3	38	P27
RESET	4	37	P26
SS	5	36	P25
INT	6	35	P24
EA	7	34	P17
RD	8	33	P16
PSEN	9	32	P15
WR	10	8050H	31 P14
ALE	11	30	P13
DB ₀	12	29	P12
DB ₁	13	28	P11
DB ₂	14	27	P10
DB ₃	15	26	Vdd
DB ₄	16	25	PROG
DB ₅	17	24	P23
DB ₆	18	23	P22
DB ₇	19	22	P21
Vss	20	21	P20

Pin Configuration

3-6. Colour plotter printer control LSI

Pin assignment

Symbol	Name	In/out	Function
V _{ss}	Ground		Connected to 0V.
V _{cc}	Main power		Connected to 5V.
V _{DD}	Power		Connected to 5V.
PROG	Program	Out	Not used.
P1 ₀ ~ P1 ₇	Port 1		Used as printer control signals.
P2 ₀ ~ P2 ₇	Port 2		Used for data input port from CPU.
D ₀ ~ D ₇	Data bus		Used for stepper motor control signals.
T ₀	Test pin 0	In	Input from pen change switch.
T ₁	Test pin 1	In	Input from paper feed switch.
INT	Interrupt input	In	Data transfer strobe MZ-700 → MZ1P01.
RD	Read signal	In	Not used.
WR	Write signal	Out	Not used.
RESET	Reset	In	Used to initialize the processor.
ALE	Address latch enable	Out	Not used.
PSEN	Program store enable	Out	Not used.
SS	Single step	In	Not used.
EA	External access	In	Active when EA = 0V.
X ₁ , X ₂	Crystal inputs	In	Pins used to attach the crystal oscillator or RC network to generate internal clock. However, external clock signal may be inputted through these pins.


3-7. Interfacing with the MZ-800

Fig. 1 shows the block diagram for connection with the printer. Fig. 2 shows its circuit description. Fig. 3 shows the timing chart.


Table of character set

MSD LSD	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0			SP	Ø	@ P			}		q	n					
1			Ø	1	A Q					a						
2			Ø	2	B R					e	Z	U				
3			Ø	#	3 C S					~	w	m				
4			Ø	\$	4 D T					~	s					
5			H	%	5 E U					u						
6			C	&	6 F V				t	i		→				
7				'	7 G W				g	o		=				
8				(8 H X				h	ö	!					
9)	9 I Y					k	ä					
A			*	:	J Z					b	f	o				
B			+	:	K [^		x	v	a			?	
C			g	<	L \					d						↓
D			-	=	M]					k	ü	y				
E			.	>	N ↑					p	b	{				
F			/	?	O ←				c	j		=			π	

3-8. Block diagram




The CPU sends data to the printer after confirming that ARDA is in low state. Five micro seconds later, the strobe signal ARDP goes high. The CPU confirms that ARDA is in high state, ARDP is returned to a low state 14.5 micro seconds later.



4. COLOR PLOTTER-PRINTER CONTROL CODES

4-1. Control codes used in the text mode

- Text code (\$01)
Places the printer in the text mode.
- Graphic code (\$02)..... Same as the BASIC PMODE statement.
Places the printer in the graphics mode.
- Line up (\$03)..... Same as the BASIC PSKIP statement.
Moves the paper one line in the reverse direction. The line counter is decremented by 1.
- Pen test (\$04)..... Same as the BASIC PTEST statement.
Writes the following patterns to start ink flowing from the pens, then sets scale = 1 (40 chr/line), colour = 0.



- Reduction scale (\$09) + (\$09) + (\$09)
Reduces the scale from 1 to 0 (80 chr/line).
- Reduction cancel (\$09) + (\$09) + (\$0B)
Enlarges the scale from 0 to 1 (40 chr/line).
- Line counter set (\$09) + (\$09) + (ASCII)₂ + (ASCII)₁ + (ASCII)₀ + (\$0D)
..... Same as the BASIC PTEST statement.
Specifies the number of lines per page as indicated by the 3 ASCII bytes code. The maximum number of lines per page is 255. Automatically set to 66 when the power is turned on or the system is reset.
- Line feed (\$0A)..... Same as the BASIC PSKIP statement.
Moves the paper one line in the forward direction. The line counter is incremented by 1.
- Magnify scale (\$0B)
Enlarges the scale from 2 to 1. (26 chr/line)
- Magnify scale (\$0C)
Reduces the scale from 2 to 1.
- Carriage return (\$0D)
Moves the carriage to the left side of the print area.
- Back space (\$0E)
Moves the carriage one column to the left. This code is ignored when the carriage is at the left side of the print area.
- Form feed (\$0F)
Moves the paper to the beginning of the next page and resets the line counter to 0.
- Next colour (\$1D)
Changes the pen to the next colour.

4-2. Character scale

- The character scale is automatically set to 1 (40 chr/line) when the power is turned on. Afterwards, it can be changed by the control codes and commands.
- In the graphics mode, the scale can be changed within the range 0 to 63.
- The scale is set to 1 when the mode is switched from graphics to text.

4-3. Graphic mode commands

4-3-1. Command type

In the graphics mode, the computer can control the printer with the following commands. The words in parentheses are BASIC statements which have the same functions as the graphics mode commands.

Command name	Format	Function
LINE TYPE	Lp (p=0 to 15)	Specifies the type of line (solid or dotted) and the dot pitch. p=0 : solid line, p=1 to 15 : dotted line
ALL INITIALIZE	A	Places the printer in the text mode.
HOME (PHONE)	H	Lifts the pen and returns it to the origin (home position).
INITIALIZE (HSET)	I	Sets the current pen location as the origin (x=0, y=0).
DRAW (LINE)	Dx, y, ..., xn, yn (-999 ≤ x, y ≤ 999)	Draws lines from the current pen location to coordinates (x ₁ , y ₁), then to coordinates (x ₂ , y ₂), and so forth.
RELATIVE DRAW (RLINE)	JΔx, Δy, ..., Δxn, Δyn (-999 ≤ Δx, Δy ≤ 999)	Draws lines from the current pen location to relative coordinates (Δx ₁ , Δy ₁), then to relative coordinates (Δx ₂ , Δy ₂) and so forth.
MOVE (MOVE)	Mx, y (-999 ≤ x, y ≤ 999)	Lifts the pen and moves it to coordinates (x, y).
RELATIVE MOVE (RMOVE)	RΔx, Δy (-999 ≤ Δx, Δy ≤ 999)	Lifts the pen and moves it to coordinates (Δx, Δy).
COLOR CHANGE (PCOLOR)	Cn (n=0 to 3)	Changes the pen colour to n.
SCALE SET	Sn (n=0 to 63)	Specifies the character scale.
ALPHA ROTATE	Qn (n=0 to 3)	Specifies the direction in which characters are printed.
PRINT	Pc ₁ c ₂ c ₃ ... cn (n=∞)	Prints characters.
AXIS (AXIS)	Xp, q, r (p=0 or 1) (q=-999 to 999) (r=1 to 255)	Draws an X axis when p=1 and a Y axis when p=0. q specifies the scale pitch and r specifies the number of scale marks to be drawn.

4-3-2. Command format

There are 5 types of command formats as shown below.

1. Command character only (without parameters)

A , H , I

2. Command character plus one parameter

L , C , S , Q

3. Command character plus pairs of parameters

D , J , M , R

“ , ” is used to separate parameters, and a CR code is used to end the parameter list.

4. Command plus character string

P


The character string is terminated with a CR code.

5. Command plus three parameters

X


“ , ” is used to separate parameters.

MZ-800 CPU P.W.B. Circuit 1/2



1 2 3 4 5 6 7 8 9 10 11 12

MZ-800 CPU P.W.B. Circuit 2/2



Die Buckse

1	I
2	L
3	Unused
4	H-Sync
5	V-Sync
6	R
7	G
8	B

1

2

23

1

1

1

1

1


1

1

1

1

CPU P.W.B. Layout




1 2 3 4 5 6

Cassette Recorder

Caution of the Assembling

- Be sure Ⓐ and Ⓑ must be in exact position.
Otherwise tape data will be destroyed when "play" is done.



7

8


9

10


11

12


Cassette Recorder Circuit




Cassette Recorder Layout



MZ-1P16 CIRCUIT



MZ-1P16 LAYOUT



7



8

9

10


11

12

MZ-1E20 LAYOUT**JOY STICK LAYOUT**


1 2 3 4 5 6 7 8 9 10 11 12

Power Supply Circuit




1 CPU Unit Exteriors

1 CPU Unit Exteriors



2 I/O Cabinet Unit



3 CPU Board Unit

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
1	LBSHZ2029SCZZ	A B		C	Bushing
2	QCNCM1009ACZB	A A		C	Connector (2pin)
3	QCNCM1009ACZi	A C		C	Connector (9pin)
4	QCNCM1009ACZL	A C		C	Connector for Colour encoder (12pin)
5	QCNCM1009ACZO	A C		C	Connector (15pin)
6	QCNCM1010ACZZ	A F		C	Connector for Power supply (For power supply)
7	QCNCW1013ACZZ	A C		C	Connector for Recorder (For data recorder)
8	QCNCM1038ACZZ	A M		C	Connector (JAE 50P)
9	QCNCW1270CC2J	A E		C	Connector for Key
10	QJAKC1013CCZZ	A C		B	Jack (for MIC)
11	QSOCZ6418ACZZ	A D		C	IC socket (18pin)
12	QSOCZ6428ACZZ	A F		C	IC socket (28pin)
13	QSOCZ6440ACZZ	A G		C	IC socket (40pin)
14	QSW-P1009ACZZ	A F		B	Push switch (Reset)
15	RCRS-1007ACZZ	A V		B	X-TAL (17.734MHz)
16	RMPTCB102QCKB	A D		B	Block resistor (1.0KΩ×12 1/8W ±10%)
17	RMPTC8103QCKB	A D		B	Block resistor (1.0KΩ×8 1/8W ±10%)
18	RVR-B1450QCZZ	A E		B	Variable resistor
19	VCEAAU1AW107Q	A B		C	Capacitor (10V 100μF 6.5φ×10)
20	VCEAAA1AW227M	A C		C	Capacitor (10WV 27μF)
21	VCEAAU1EW475Q	A B		C	Capacitor (25WV 4.7μF)
22	VCTYPU1EX223M	A B		C	Capacitor (25WV 0.022μF)
23	VCTYPU1EX333M	A B		C	Capacitor (25WV 0.033μF)
24	VCTYPU1EX473M	A B		C	Capacitor (25WV 0.047μF)
25	VHID65040-032	B T		B	IC
26	VHILH0080A/-1	A X		B	LSI (LH0080A)
27	VHILH0081A/-1	A W		B	LSI (LH0081A)
28	VHILM386N//1	A H		B	IC
29	VHIMB81416-12	A Z		B	LSI (MB81416-12)
30	VHINE556N//1	A H		B	IC (NE556N)
31	VHUPD8255/-1	A V		B	LSI (UPD8255)
32	VH127128/AC85	B P		B	P-ROM
33	VH18253//1	B A		B	LSI (8253)
34	VS2SC458K//1	A C		B	Transistor (2SC458K)
35	VCCCPU1HH101J	A B		C	Capacitor (50WV 100pF)
36	VCEAAU1CW106Q	A B		C	Capacitor (16WV 10μF)
37	VCEAA1CW226Q	A B		C	Capacitor (16WV 22μF)
38	VCEAAU1HW105Q	A B		C	Capacitor (50WV 1.0μF)
39	VCKYPU1HB102K	A A		C	Capacitor (50WV 1000pF)
40	VCSATA1CE226M	A B		C	Capacitor (16WV 22μF)
41	VCSATA1CE336M	A B		C	Capacitor (16WV 33μF)
42	VCTYPU1EX103M	A B		C	Capacitor (25WV 0.01μF)
43	VCTYPU1NX104M	A B		C	Capacitor (12WV 0.10μF)
44	VHDDS1588L1-1	A D		B	Diode (DS1588L1)
45	VHICD4069B/-1	A E		B	IC
46	VHIM74LS00/-1	A E		B	IC (M74LS00)
47	VHIM74LS02/-1	A E		B	IC (M74LS02)
48	VHIM74LS04/-1	A E		B	IC (M74LS04)
49	VHIM74LS08/-1	A E		B	IC (M74LS08)
50	VHIM74LS125	A H		B	IC (M74LS125)
51	VHIM74LS14/-1	A M		B	IC (M74LS14)
52	VHIM74LS145-1	A H		B	IC
53	VHIM74LS245-1	A M		B	IC (M74LS245P)
54	VHIM74LS257-1	A Q		B	IC (M74LS257P)
55	VHIM74LS32/-1	A F		B	IC (M74LS32)
56	VHIM74LS365-1	A F		B	IC (M74LS365P)
57	VHIM74LS74/-1	A G		B	IC (M74LS74)
58	VHIM74LS86/-1	A F		B	IC (M74LS86P)
59	VHISN74LS373N	A L		B	IC (SN74LS373)
60	VHISN7417N/-1	A G		B	IC (SN7417N)
61	VHISN76489/-1	A W		B	IC
62	VH14164-150-H	A Z		B	IC (4164)
63	VRD-ST2EY000J	A A		C	Resistor (1/4W ±5%)
64	VRD-ST2EY100J	A A		C	Resistor (1/4W 10Ω ±5%)
65	VRD-ST2EY101J	A A		C	Resistor (1/4W 100Ω ±5%)
66	VRD-ST2EY102J	A A		C	Resistor (1/4W 1KΩ ±5%)
67	VRD-ST2EY103J	A A		C	Resistor (1/4W 10KΩ ±5%)
68	VRD-ST2EY104J	A A		C	Resistor (1/4W 100KΩ ±5%)
69	VRD-ST2EY122J	A A		C	Resistor (1/4W 1.2KΩ ±5%)
70	VRD-RV2EY152J	A A		C	Resistor (1/4W 1.5KΩ ±5%)
71	VRD-ST2EY182J	A A		C	Resistor (1/4W 1.8KΩ ±5%)
72	VRD-ST2EY183J	A A		C	Resistor (1/4W 18KΩ ±5%)
73	VRD-ST2EY221J	A A		C	Resistor (1/4W 220Ω ±5%)
74	VRD-ST2EY330J	A A		C	Resistor (1/4W 33Ω ±5%)
75	VRD-ST2EY331J	A A		C	Resistor (1/4W 330Ω ±5%)
76	VRD-ST2EY332J	A A		C	Resistor (1/4W 3.3KΩ ±5%)
77	VRD-ST2EY472J	A A		C	Resistor (1/4W 4.7KΩ ±5%)
78	VRD-ST2EY473J	A A		C	Resistor (1/4W 47KΩ ±5%)
79	VRD-ST2EY561J	A A		C	Carbon resistor (1/4W 560Ω ±5%)
80	VRD-ST2EY683J	A A		C	Resistor (1/4W 68KΩ ±5%)

4 Key Board Unit

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
1	0 C F D 5 7 9 9 D // / / / /	A F		C	Space key
2	0 C F 3 3 6 2 A // / / / /	A B		C	Crank guide F
3	0 C F 3 3 6 3 A // / / / /	A D		C	Crank shaft A
4	0 C F 6 3 0 3 A // / / / /	A C		C	Key contact
5	0 C F 3 3 5 7 A // / / / /	A A		C	Guide tip
6	0 C F 4 9 0 6 A // / / / /	A X		C	Frame (NSH-1)
7	0 C F 3 3 6 1 A // / / / /	A B		C	Crank holder F
8	0 C F 3 3 6 4 A // / / / /	A A		C	Return spring (for 60 key)
9	0 C F 3 3 6 4 B // / / / /	A A		C	Return spring (for shift key)
10	0 C F 3 3 6 4 C // / / / /	A A		C	Return spring (for space key)
11	0 C F 0 7 1 1 C // / / / /	A A		C	Return spring (for harf key)
12	0 C F 4 2 7 4 A // / / / /	B E	N	C	Key top set A
13	0 C F 6 3 8 7 C // / / / /	B B	N	E	PWB W. Parts
14	0 C F 1 7 3 1 F // / / / /	A F	N	B	LED
15	0 C F 4 9 8 8 A // / / / /	A N		C	Flat cable
16	0 C F 4 9 7 6 A // / / / /	A C		C	Protector
17	XBTSD20P06000	A A		C	Screw
18	0 C F 4 2 7 4 B // / / / /	A T	N	C	Key top set B
19	0 C F 4 2 7 4 C // / / / /	A T	N	C	Key top set C
20	0 C F 4 2 7 4 D // / / / /	A D	N	C	Key top set D
21	0 C F 4 2 7 4 E // / / / /	*A T	N	C	Key top set E
22	0 C F 4 2 7 4 F // / / / /	A H	N	C	Key top set F
23	0 C F 4 2 7 4 G // / / / /	A K	N	C	Key top set G
24	0 C F 4 2 7 4 H // / / / /	A F	N	C	Key top set H
25	0 C F 4 2 7 4 J // / / / /	A H	N	C	Key top set J
26	0 C F 4 2 7 4 K // / / / /	A D	N	C	Key top set K
27	0 C F 4 2 7 4 L // / / / /	A H	N	C	Key top set L
28	0 C F D 5 0 0 0 D // / / / /	A G		C	Blank key top

* Key top unit

B UNIT (1~9, 0, *, ↑, ↓, ↗, ↘, Q, W, E)

C UNIT (M, N, V, C, X, Z, L, K, J, H, F, S, I, U, Y, T)

D UNIT (?)

E UNIT (R, O, P, A, D, G, B, @, {, ;, :,], , , ., /, ↓)

F UNIT (GRAPH, CR, SHIFT)


G UNIT (F1, F2, F3, F4, F5)

H UNIT (INST, DEL)

J UNIT (↑, →, ↓, ←)


K UNIT (ALPHA, CTRL)

L UNIT (ESC, TAB, ALPHA, SHFT)




5 Power Supply Unit

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
1	PC0VS0181VAZZ	AG		C	Case (B)
2	PC0VS0215PAZZ	AF		C	Case (A)
3	PZETI0021PAZZ	AE		C	Barrier
4	LBND0008PAZZ	AA		C	Wire band
5	XBSM20P06000	AA		C	Screw (2X6)
6	XBSC30P06000	AA		C	Screw (For heat sink INLET)(3X6)
7	XBSC30P06K00	AA		C	Screw (For switch)(3X6)
8	XBSD30P08000	AA		C	Screw (For heat sink)
9	XBSD40P08KS0	AA		C	Screw (4P×8S)
10	XBSC30P06KS0	AA		C	Screw (3P×6S)
11	QFS-C0002PAZZ	AD		A	Fuse
12	QFSHA0001PAZZ	AA		C	Fuse holder (H-0011)
13	DSONC0344PAZZ	AF		C	Connector (out put) W.Wire
14	QJAKC0004PAZZ	AD		C	Jack (For DC)
15	XNESD30-24000	AA		C	Nut (For heat sink)
16	RTRNZ0035PAZZ	AE	N	B	Filter coil
17	RTRNZ0110PAZZ	AT		B	Transformer
18	RTRNZ0081PAZZ	AH		C	Filter
19	RVR-M0089PAZZ	AC		B	Variable resistor (1KΩ)
20	VHDRB156///-1	AG		B	Diode
21	RH-iX0464PAZZ	AF		B	IC
22	VRD-RU2EE152J	AA		C	Resistor (1/4W 1.5KΩ ±5%)
23	VRD-SC2EF180J	AA		C	Resistor (1/4W 18Ω ±5%)
24	VRD-SC2EF151J	AA		C	Resistor (1/4W 150Ω)
25	RC-FZ030CPAZZ	AE		C	Capacitor
26	VRD-RU2EE151J	AA		C	Resistor (1/4W 150Ω)
27	VRD-SC2EF272J	AA		C	Resistor (1/4W 2.7KΩ ±5%)
28	RC-QZ0023PAZZ	AD		C	Capacitor (AC400V 3300pF)
29	RR-XZ0008PAZZ	AB		C	Resistor
30	VCEAAU1AM228M	AC		C	Capacitor (10WV 2200μF)
31	VCEAAU2GM105M	AD		C	Capacitor (400WV 1.0μF)
32	VCEAAU2GM476Y	AH		C	Capacitor (400WV 47μF)
33	VCKYPU1HB682K	AA		C	Capacitor (50WV 6800pF)
34	VCKYPU1NB204Z	AB		C	Capacitor (12WV 0.20μF)
35	VCKYPU3DB101K	AB		C	Capacitor (2000WV 100pF)
36	VCQYKU1HM102K	AA		C	Capacitor (50WV 1000pF)
37	VCQYKU1HM333K	AB		C	Capacitor (50WV 0.033μF)
38	VCTYPG1CD104Z	AE		C	Capacitor (16WV 0.10μF)
39	VHDDFC05R///-1	AC	N	B	Diode
40	VHD1S2076A/-1	AB		B	Diode (1S2076A-FEC)
41	VRD-ST3AF224J	AA		C	Resistor (1W 220KΩ ±5%)
42	VRS-PT3AB1R0J	AA		C	Metal film resistor (1W 1Ω ±5%)
43	VRS-PT3DB683J	AA		C	Resistor (2W 68KΩ ±10%)
44	VRW-KT3DC100K	AC		C	Resistor (2W 10Ω ±10%)
45	VS2SC1213-D1A	AC		C	Transistor
46	PRDAR0143PAZZ	AF		C	Heat sink
47	PRDAR0144PAZZ	AE		C	Heat sink
48	VHDESAC8204-2	AN		B	Diode
49	VS2SC3150///-1	AK		C	Transistor
50	VRD-RU2EE101J	AA		C	Resistor (1/4W 100Ω)
51	VRD-SC2EF332J	AA		C	Resistor (1/4W 3.3KΩ)
52	RH-PX0075PAZZ	AK		B	Photo transistor
53	QSW-C0003PAZZ	AK		B	AC switch
54	QS0CA0003PAZZ	AF		C	AC inlet


5 Power Supply Unit

6 Packing Parts



7 Cassette Unit Exteriors


NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
1	0BV0757170043	AA	N	D	Tape mirror
2	0BV6611820002	AC	N	C	Cassette lid spring
3	0BV6688000017	AT	N	D	Cabinet ass'y
4	0BV6688040019	AL	N	D	Cassette lid ass'y
5	0BV6688220015	AC	N	D	Plate
6	0BV9710260414	AA		C	Screw (P2.6X4-SN)
7	0BV9711260417	AA		C	Screw (T2.6X4-SN)
8	0BV9718260511	AA	N	C	Screw (P2.6X5-SN-S)
9	0BV9760261018	AA	N	C	Screw (TP2.6X10-SN-A)
10	0BV6680010005	BG	N	E	Amp PWB unit
11	0BV6680400017	BP	N	E	Mechanism ass'y
12	0BV0646310006	AA	N	C	Lead wire clamp
13	0BV6685400001	AG	N	C	Connector (9pin)



8 Mechanism Unit (For Cassette)

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
1	0BV0210680007	A N	N	B	Record-play back head
2	0BV0211280006	A H	N	B	Erase head
3	0BV0222830001	A W	N	B	Motor
4	0BV0440800004	A M	N	B	Tape counter
5	0BV0560690004	A D	N	B	Counter
6	0BV0560800009	A D	N	B	Capstan belt
7	0BV0560950005	A D		B	Gear belt
8	0BV0630121009	A A	N	C	EXT spring
9	0BV0630220009	A A		C	EXT spring
10	0BV0630600007	A A		C	EXT spring
11	0BV0631960001	A A		C	EXT spring
12	0BV0631982009	A A	N	C	EXT spring
13	0BV0631992002	A A	N	C	EXT spring
14	0BV0632060005	A A	N	C	EXT spring
15	0BV0632070008	A A	N	C	EXT spring
16	0BV0635110000	A A		C	COM spring
17	0BV0636973002	A A		C	SPL spring
18	0BV5624150003	A F		C	Spring
19	0BV0653380009	A A		C	Lead-wire clamer
20	0BV3801290009	A C		C	Stop lever
21	0BV3801311007	A D		C	Record lever
22	0BV3801321000	A C		C	Play lever
23	0BV3801331003	A C	N	C	Rewind lever
24	0BV3801341006	A D	N	C	F.F. lever
25	0BV5001700005	A A		C	Flywheel shaft supporter
26	0BV6221800005	A C	N	C	Record switch spring
27	0BV6501180009	A B		C	Flywheel Base
28	0BV6501361006	A D	N	C	Lock plate
29	0BV6501372000	A C	N	C	Safety lever
30	0BV6501380001	A B		C	Eject arm
31	0BV6501390004	A B		C	Stop arm
32	0BV6501401009	A B	N	C	Reverse cue lever
33	0BV6501413004	A B	N	C	Record lock lever
34	0BV6501471000	A E		C	Take-up arm set
35	0BV6501480002	A F		C	Pinch roller base ass'y
36	0BV6501461007	A G		C	6 Push switch base
37	0BV6501832003	A C		C	Push spring
38	0BV6501841005	A C	N	C	Stopper spring
39	0BV6502030006	A B		C	Arm support A
40	0BV6502251005	A D	N	C	Switch shaft
41	0BV6502300505	A K	N	C	Flywheel
42	0BV6502584000	A F	N	C	Take-up reel base ass'y
43	0BV6502595004	A F	N	C	Reel base ass'y A
44	0BV6502620009	A B		C	Take-up gear
45	0BV6502660001	A B		C	Take-up lever
46	0BV6502752001	A G	N	C	Clutch ass'y
47	0BV6502920002	A F	N	C	Rewind arm ass'y
48	0BV6502930005	A F	N	C	First foward arm ass'y
49	0BV6502940008	A A	N	C	Tension pick up
50	0BV6628620024	A D	N	C	Push button
51	0BV6661050008	A G	N	C	Head base ass'y
52	0BV6661410000	A B	N	C	Switch lever
53	0BV6674000003	A A	N	C	EXT Spring
54	0BV6681000005	A S	N	C	Mechanism chassis ass'y
55	0BV6681200007	A E	N	C	Angle
56	0BV6682700005	A G	N	C	Motor support
57	0BV9710200254	A A	N	C	Screw (P2X2-SK)
58	0BV9710200313	A A		C	Screw (P2X3-SN)
59	0BV9710200416	A A		C	Screw (P2X4-SN)
60	0BV9710200519	A A		C	Screw (P2X5-SN)
61	0BV9712200412	A A		C	Screw (L2X4-SN)
62	0BV9718200410	A A		C	Screw (P2X4-SN-S)
63	0BV9743551004	A A		C	Screw (P2X10-SN)
64	0BV9760260811	A A		C	Screw (Self tapp TP2.6X8-SN-A)
65	0BV9799024006	A A	N	C	Screw (P2X4.7-SN)
66	0BV9811015142	A A		C	E Type ring (ZR1.5-SU)
67	0BV9811025145	A A		C	E Type ring (ZR2.5-SU)
68	0BV9811030143	A A		C	E Type ring (ZR3-SU)
69	0BV9862020115	A A	N	C	E Type ring (SW2-SN)
70	0BV9870003003	A A		C	Washer (W021060030SN)
71	0BV9870012005	A A	N	C	Washer (W030100080SN)
72	0BV9874002004	A A		C	Washer (W021045025)
73	0BV9874026004	A A		C	Washer (WP012036025)

8 Mechanism Unit (For Cassette)



9 PWB Unit (For Cassette)


NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION	
1	0 B V 0 3 6 4 1 8 0 0 0 2	A H		B	Slide SW	[SW1~SW1-3]
2	0 B V 0 3 6 5 8 0 0 0 0 8	-A F	N	B	Leaf SW	[SW2]
3	0 B V 9 0 2 0 0 4 6 2 5 0	A F	N	B	Transistor (2SC2120-Y)	[Q3,04]
4	VHDDS 1 5 8 8 L 2 - 1	A B		B	Diode	[D1~D4]
5	0 B V 9 1 1 0 3 4 0 0 0 8	A K	N	B	IC (μ PC1470P)	[IC2]
6	0 B V 9 2 0 5 1 8 1 4 9	A A	N	C	Resistor (RD14D181J 180 Ω)	[R20]
7	0 B V 9 2 0 8 6 1 0 2 4 8	A A	N	C	Resistor (RD16T102JT 1K Ω)	[R21,R6]
8	0 B V 9 2 0 8 6 1 0 3 4 1	A A	N	C	Resistor (RD16T103JT 10K Ω)	[R18,10,9,7,13,15,28]
	0 B V 9 2 0 8 6 1 0 3 4 1	A A	N	C	Resistor (RD16T103JT 10K Ω)	[R27]
9	0 B V 9 2 0 8 6 1 5 1 4 0	A A	N	C	Resistor (RD16T151JT 150 Ω)	[R19]
10	0 B V 9 2 0 8 6 1 5 3 4 6	A A	N	C	Resistor (RD16T153JT 15K Ω)	[R3]
11	0 B V 9 2 0 8 6 1 5 4 4 9	A A	N	C	Resistor (RD16T154JT 150K Ω)	[R11]
12	0 B V 9 2 0 8 6 2 0 5 4 0	A A	N	C	Resistor (RD16T205JT)	[R14]
13	0 B V 9 2 0 8 6 2 2 2 4 3	A A	N	C	Resistor (RD16T222JT 22K Ω)	[R12]
14	0 B V 9 2 0 8 6 2 2 3 4 6	A A	N	C	Resistor (RD16T223JT 22K Ω)	[R16]
15	0 B V 9 2 0 8 6 2 2 4 4 9	A A	N	C	Resistor (RD16T224JT 220K Ω)	[R1]
16	0 B V 9 2 0 8 6 2 7 1 4 5	A A	N	C	Resistor (RD16T271JT 270 Ω)	[R30]
17	0 B V 9 2 0 8 6 3 3 1 4 4	A A	N	C	Resistor (RD16T331JT 330 Ω)	[R22]
18	0 B V 9 2 0 8 6 4 7 0 4 8	A A	N	C	Resistor (RD16T470JT 47 Ω)	[R2]
19	0 B V 9 2 0 8 6 4 7 1 4 1	A A	N	C	Resistor (RD16T471JT 470 Ω)	[R26]
20	0 B V 9 2 0 8 6 4 7 3 4 7	A A	N	C	Resistor (RD16T473JT 47K Ω)	[R23,R4]
21	0 B V 9 2 0 8 6 5 6 0 4 0	A A	N	C	Resistor (RD16T560JT 56 Ω)	[R8]
22	0 B V 9 2 0 8 6 5 6 2 4 6	A A	N	C	Resistor (RD16T562JT 5.6K Ω)	[R17]
23	0 B V 9 2 0 8 6 5 6 4 4 2	A A	N	C	Resistor (RD16T564JT 560K Ω)	[R29]
24	0 B V 9 2 0 8 6 8 2 1 4 8	A A	N	C	Resistor (RD16T821JT 820 Ω)	[R31]
25	0 B V 9 2 0 8 6 8 2 2 4 1	A A	N	C	Resistor (RD16T822JT 8.2K Ω)	[R24]
26	0 B V 9 2 2 7 1 2 0 1 4 2	A C	N	C	Resistor (RNP14T201JS 200 Ω)	[R32]
27	0 B V 9 2 5 0 3 4 7 0 4 6	A B	N	C	Resistor (RS08AB3A470J 47 Ω 1W)	[R25]
28	0 B V 9 2 9 8 0 2 0 1 7 4	A D	N	C	Variable resistor (PD8H3C201N 2000 Ω)	[VR1]
29	0 B V 9 3 1 8 3 1 0 2 5 0	A C	N	C	Capacitor (CD45X1E102K)	[C2,5]
30	0 B V 9 3 1 8 3 4 7 3 5 9	A C	N	C	Capacitor (CD45X1E473K)	[C10]
31	0 B V 9 3 4 9 0 1 0 1 6 1	A D	N	C	Capacitor (CE04W0J101MU)	[C9]
32	0 B V 9 3 4 9 0 2 2 0 6 3	A C		C	Capacitor (CE04W0J220MU)	[C7]
33	0 B V 9 3 4 9 0 4 7 0 6 4	A D	N	C	Capacitor (CE04W0J470MU)	[C8]
34	0 B V 9 3 4 9 2 1 0 0 6 0	A C		C	Capacitor (CE04W1C100MU)	[C3]
35	0 B V 9 3 4 9 5 0 1 0 6 1	A C		C	Capacitor (CE04W1H010MU)	[C6]
36	0 B V 9 3 4 9 5 1 0 9 6 0	A C		C	Capacitor (CE04W1HR10MU)	[C4,C1,C11]
37	0 B V 9 9 0 5 2 1 0 0 5 1	A D	N	C	Coil (55100K)	[L1]
38	VH i U P C 3 5 8 C / - 1	A G		B	IC	[IC1]
39	0 B V 9 0 2 0 0 4 5 5 5 8	A D	N	B	Transistor (2SC1815-GR)	[Q1,Q2,Q5]

10 MZ-1P16 Exteriors

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
1	CCABB1006ACZA	AM	N	D	Cabinet top
2	GCABB1008ACZB	AC		C	Holder
3	GCABB1008ACZC	AL	N	D	Cabinet top
4	CFTAT1001ACZA	AK	N	D	Lid
5	GFTAT1009ACZA	AE	N	D	Lid for pen change
6	PCUT-1001ACZA	AD	N	D	Paper cut
7	CSFTZ1001ACZZ	AH		E	Paper shaft unit
8	DUNTM1051ACZZ	BW		E	Printer mechanism unit
9	JKNBZ1005AC02	AG	N	D	Knob for paper feed
10	LHLDZ1002ACL2	AB	N	D	Holder
11	LHLDZ1002ACR2	AB	N	D	Holder
12	PGDW1001ACZZ	AB		D	Paper guide
13	PSPAB1003ACZZ	AA		C	Collar for printer
14	PZETE1005ACZZ	AA		C	Insulator sheet
15	QCNW-1013ACZZ	AD		C	Ground wire
16	DUNTK1425ACZZ	BF	N	E	CPU PWB unit
17	DUNTK1426ACZZ	AL	N	E	Switch PWB unit
18	GLEGP1001CCZZ	AB		C	Lubber foot
19	LANGT1079ACZZ	AB	N	C	Angle for cable
20	LANGK1082ACZZ	AH	N	C	Angle for sulaider
21	LCHSM1016ACZZ	AM	N	C	Bottom chassis
22	LCHSM1017ACZZ	AQ	N	D	Stand
23	QCNW-1108ACZZ	AL	N	C	Cable for power
24	QCNW-1109ACZZ	BD	N	C	I/F Cable
25	NSFTZ1001ACZA	AC		C	Paper holder
26	NSFTZ1001ACZB	AG		C	Paper shaft
27	XRESJ40-06000	AA		C	E type ring (4mm)
28	XBBSC30P06000	AA		C	Screw (3×6)
29	XBPSD30P04K00	AA		C	Screw (3×4K)
30	XUBSD26P08000	AA		C	Screw
31	XUBSD26P10000	AA		C	Screw
32	XBPSM30P06KS0	AA		C	Screw (3×6KS)

10 MZ-1P16 Exteriors


NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
33	X B P S M 3 0 P 0 8 K 0 0	A A		C	Screw
34	Q C N W - 1 1 1 0 A C Z Z	A E	N	C	Connector (4pin)
35	Q S W - P 1 0 1 0 A C Z Z	A C		C	Push switch (Paper feed)
36	Q S W - P 1 0 1 1 A C Z Z	A D		C	Push switch (Pen Change,Reset)
37	L X - B Z 0 0 3 8 F C Z Z	A A		C	Screw
38	P Z E T V 1 0 1 0 A C Z Z	A C	N	C	Insulator



[11] MZ-1P16 Main PWB Unit

12 MZ-1P16 Packing Parts

12 MZ-1P16 Packing Parts



[13] MZ-1 E20

Index

PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK	
[C]					
CCABB1006ACZA	10- 1	AM	N	D	
CCABB1018ACZB	2- 1	AS		D	
CCOVH1002ACZB	1- 1	AQ		D	
CFTAT1001ACZA	10- 4	AK	N	D	
CSFTZ1001ACZZ	10- 7	AH		E	
[D]					
DSOCN0344PAZZ	5- 13	AF		C	
DUNT-1409ACZZ	1- 6	BS		B	
DUNT-1420ACZZ	1- 7	BM	N	E	
DUNT-1421ACZZ	1- 8	BM	N	E	
DUNT-1435ACZZ	1- 9	BK		E	
DUNTG1412ACZZ	1- 2	AX		D	
DUNTK1413ACZZ	1- 3	AX		D	
DUNTK1418ACZZ	1- 4	**	N	C	
DUNTK1419ACZZ	1- 5	BA	N	C	
DUNTK1425ACZZ	10- 16	BF	N	E	
DUNTK1426ACZZ	10- 17	AL	N	E	
DUNTM1051ACZZ	10- 8	BW		E	
[G]					
GCABB1008ACZB	10- 2	AC		C	
GCABB1008ACZC	10- 3	AL	N	D	
GCOVH1002ACZZ	1- 10	AB		D	
GCOVH1009ACZZ	1- 34	AN		D	
GFTAR1019ACZZ	1- 11	AB		D	
GFTAR1021ACZZ	1- 35	AE		D	
GFTAR1024ACZA	2- 2	AF		D	
GFTAR1025ACZZ	1- 12	AC		D	
GFTAT1009ACZA	10- 5	AE	N	D	
GLEGG1020CCZZ	1- 25	AD		D	
GLEGP1001CCZZ	10- 18	AB		C	
[H]					
HBDGB1003ACZZ	1- 24	AC		D	
HPNLC1004ACZB	1- 36	AE		D	
[J]					
JKNBZ1005AC02	10- 9	AG	N	D	
[L]					
LANGK1082ACZZ	10- 20	AH	N	C	
LANGT1077ACZZ	1- 27	AC		C	
LANGT1078ACZZ	1- 28	AC		C	
LANGT1079ACZZ	10- 19	AB	N	C	
LANGT1080ACZZ	13- 1	AK	N	C	
LBNDC0008PAZZ	5- 4	AA		C	
LBSHZ2029SCZZ	3- 1	AB		C	
LCHSM1010ACZZ	2- 3	AQ		C	
LCHSM1016ACZZ	10- 21	AM	N	C	
LCHSM1017ACZZ	10- 22	AQ	N	D	
LCHSM1018ACZZ	1- 13	AY		C	
LHLDZ1002ACL2	10- 10	AB	N	D	
LHLDZ1002ACR2	10- 11	AB	N	D	
LHLDZ1005ACZZ	2- 4	AD		C	
LX-BZ0038FCZZ	10- 37	AA		C	
[N]					
NSFTZ1001ACZA	10- 25	AC		C	
NSFTZ1001ACZB	10- 26	AG		C	
[P]					
PCOVS0181VAZZ	5- 1	AG		C	
PCOVS0215PAZZ	5- 2	AF		C	
PCUSS1002ACZZ	1- 14	AA		C	
PCUSS1014ACZZ	12- 2	AL	N	D	
PCUSS1015ACZZ	12- 3	AH	N	D	
PCUT-1001ACZA	10- 6	AD	N	D	
PGiDW1001ACZZ	10- 12	AB		D	
PGUMS1266CCZZ	1- 26	AA		C	
PRDAR0143PAZZ	5- 46	AF		C	
PRDAR0144PAZZ	5- 47	AE		C	
PSPAB1003ACZZ	10- 13	AA		C	
PZETE1005ACZZ	10- 14	AA		C	
PZETI0021PAZZ	5- 3	AE		C	
PZETV1010ACZZ	10- 38	AC	N	C	
[Q]					
QACCE3620QCZZ	6- 2	AL		D	
QACCC3321QCN1	6- 1	AL		C	
QCNCM1009ACZB	3- 2	AA		C	
QCNCM1009ACZD	11- 1	AB		C	
QCNCM1009ACZi	3- 3	AC		C	
QCNCM1009ACZL	3- 4	AC		C	
QCNCM1009ACZO	3- 5	AC		C	
QCNCM1010ACZZ	3- 6	AF		C	
QCNCM1015ACZZ	11- 2	AC		B	

PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK	
QCNCM1038ACZZ	3- 8	AM		C	
QCNCM1056ACZZ	1- 29	AG		C	
QCNCM2414RC2F	11- 3	AH		C	
QCNCW1008AC03	1- 15	AC		C	
QCNCW1013ACZZ	3- 7	AC		C	
QCNCW1270CC2J	3- 9	AE		C	
QCNW-1012ACZZ	11- 4	AL		C	
QCNW-1013ACZZ	10- 15	AD		C	
QCNW-1049ACZZ	6- 4	AN		C	
QCNW-1065ACZZ	6- 3	BA		D	
QCNW-1076ACZZ	2- 5	BA		C	
QCNW-1108ACZZ	10- 23	AL	N	C	
QCNW-1109ACZZ	10- 24	BD	N	C	
QCNW-1110ACZZ	10- 34	AE	N	C	
QCNW-1111ACZZ	1- 30	AK		C	
QCNW-1112ACZZ	1- 31	AG		C	
QFS-C0002PAZZ	5- 11	AD		A	
QFSHA0001PAZZ	5- 12	AA		C	
QJAKC0004PAZZ	5- 14	AD		C	
QJAKC1013CCZZ	3- 10	AC		B	
QSÖCA0003PAZZ	5- 54	AF		C	
QSÖCZ6418ACZZ	3- 11	AD		C	
QSÖCZ6428ACZZ	3- 12	AE		C	
QSÖCZ6440ACZZ	3- 13	AG		C	
[R]					
RC-FZ030CPAZZ	5- 25	AE		C	
RC-QZ0023PAZZ	5- 28	AD		C	
RCRS-1007ACZZ	3- 15	AV		B	
RCRSZ1006ACZZ	11- 6	AD		C	
RH-iX0464PAZZ	5- 21	AF		B	
RH-PX0075PAZZ	5- 52	AK		B	
RMPTCB102QCKB	3- 16	AD		B	
RMPTC8103QCKB	3- 17	AD		B	
RMPTC8332QCKB	11- 7	AD		B	
RR-XZ0008PAZZ	5- 29	AB		C	
RTPEK1006AC84	6- 18	BB		D	
RTRNZ0035PAZZ	5- 16	AE	N	B	
RTRNZ0081PAZZ	5- 18	AH		C	
RTRNZ0101PAZZ	5- 17	AT		B	
RVR-B1450QCZZ	3- 18	AE		B	
RVR-M0089PAZZ	5- 19	AC		B	
[S]					
SPAКА1559ACZZ	12- 4	AH	N	D	
SPAКА1589ACZZ	13- 2	AE	N	D	
SPAКА1624ACZL	6- 13	AH	N	D	
SPAКА1624ACZR	6- 14	AH	N	D	
SPAКА1625ACZZ	6- 15	AM	N	D	
SPAKC1552ACZZ	6- 12	AQ	N	D	
SPAKC1556ACZZ	6- 11	AQ	N	D	
SPAKC1560ACZZ	12- 5	AH	N	D	
SPAKC1590ACZZ	13- 3	AT	N	D	
SSAKA0006UCZZ	12- 6	AA		D	
SSAKA0231QCZZ	6- 17	AA		D	
[T]					
TINSE1213ACZZ	12- 1	AG	N	D	
TINSG1212ACZZ	6- 6	BE	N	D	
TINSM1294ACZZ	6- 5	AC	N	D	
TLABE1119ACZZ	6- 20	AC		D	
TLABE1120ACZZ	6- 21	AC		D	
TLABJ1083CCZZ	12- 13	AA		C	
TLABS0918FCZZ	12- 11	AA		D	
TLABS1128ACZZ	6- 22	AB		D	
TLABZ1009ACZC	6- 21	AA		D	


PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK	
T LABZ1010ACZZ	6- 7	A D		D	
T LABZ1027ACZA	12- 12	A B	N	D	
T LABZ1102ACZZ	6- 8	A D		D	
T LABZ1103ACZZ	6- 19	A A		D	
T SELF1002ACZZ	13- 5	A A		D	[V]
V CCCPU1HH100D	11- 8	A A		C	
V CCCPU1HH101J	3- 35	A B		C	
V CEAAA1AW227M	3- 20	A C		C	
V CEAAA1CW226Q	3- 37	A B		C	
V CEAAU1AM228M	5- 30	A C		C	
V CEAAU1AW107Q	3- 19	A B		C	
" "	11- 9	A B		C	
V CEAAU1CW106Q	3- 36	A B		C	
V CEAAU1EW475Q	3- 21	A B		C	
V CEAAU1HW105Q	3- 38	A B		C	
V CEAAU1HW225Q	11- 10	A B		C	
V CEAAU2GM105M	5- 31	A D		C	
V CEAAU2GM476Y	5- 32	A H		C	
V CKYPU1HB102K	3- 39	A A		C	
V CKYPU1HB331K	11- 11	A A		C	
V CKYPU1HB682K	5- 33	A A		C	
V CKYPU1NB204Z	5- 34	A B		C	
V CKYPU3DB101K	5- 35	A B		C	
V CQYKU1HM102K	5- 36	A A		C	
V CQYKU1HM333K	5- 37	A B		C	
V CSATA1CE226M	3- 40	A B		C	
V CSATA1CE336M	3- 41	A B		C	
V CTYPG1CD104Z	5- 38	A E		C	
V CTYPU1EX103M	3- 42	A B		C	
V CTYPU1EX223M	3- 22	A B		C	
V CTYPU1EX333M	3- 23	A B		C	
V CTYPU1EX473M	3- 24	A B		C	
V CTYPU1NX104M	3- 43	A B		C	
" "	11- 12	A B		C	
VHDDFC05R// -1	5- 39	A C	N	B	
VHDDS1588L1 -1	3- 44	A D		B	
VHDDS1588L2 -1	9- 4	A B		B	
" "	11- 13	A B		B	
VHDESAC8204 -2	5- 48	A N		B	
VHDRB156// -1	5- 20	A G		B	
VHD1S2076A/-1	5- 40	A B		B	
VHEHZ11A// -1	11- 14	A C		B	
VHiCD4069B/-1	3- 45	A E		B	
VHiD65040 -032	3- 25	B T		B	
VHiLB1257// -1	11- 15	A M		B	
VHiLH0080A/-1	3- 26	A X		B	
VHiLH0081A/-1	3- 27	A W		B	
VHiLM386N// -1	3- 28	A H		B	
VHiMB81416 -12	3- 29	A Z		B	
VHiM5M8050H01	11- 16	A Z		B	
VHiM74LS00/-1	3- 46	A E		B	
VHiM74LS02/-1	3- 47	A E		B	
VHiM74LS04/-1	3- 48	A E		B	
VHiM74LS08/-1	3- 49	A E		B	
VHiM74LS125 -1	3- 50	A H		B	
VHiM74LS14/-1	3- 51	A M		B	
VHiM74LS145 -1	3- 52	A H		B	
VHiM74LS244 -1	11- 17	A M		B	
VHiM74LS245 -1	3- 53	A M		B	
VHiM74LS257 -1	3- 54	A Q		B	
VHiM74LS32/-1	3- 55	A F		B	
VHiM74LS365 -1	3- 56	A F		B	
VHiM74LS74/-1	3- 57	A G		B	
VHiM74LS86/-1	3- 58	A F		B	
VHiNE556N// -1	3- 30	A H		B	
VHiSN74LS373N	3- 59	A L		B	
VHiSN7417N/-1	3- 60	A G		B	
VHiSN75451B -1	11- 18	A G		B	
VHiSN76489/-1	3- 61	A W		B	
VHiUPC358C/-1	9- 38	A G		B	
VHiUPD8255/-1	3- 31	A V		B	
VHi27128/AC85	3- 32	B P		B	
VHi4164 -150 -H	3- 62	A Z		B	
VHi8253// -1	3- 33	B A		B	
VRD-RU2EE101J	5- 50	A A		C	
VRD-RU2EE151J	5- 26	A A		C	
VRD-RU2EE152J	5- 22	A A		C	
VRD-RV2EY152J	3- 70	A A		C	
VRD-SC2EF151J	5- 24	A A		C	

PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK	
VRD-SC2EF180J	5- 23	A A		C	
VRD-SC2EF272J	5- 27	A A		C	
VRD-SC2EF332J	5- 51	A A		C	
VRD-ST2EY000J	3- 63	A A		C	
VRD-ST2EY100J	3- 64	A A		C	
VRD-ST2EY101J	3- 65	A A		C	
VRD-ST2EY102J	3- 66	A A		C	
VRD-ST2EY103J	3- 67	A A		C	
" "	11- 19	A A		C	
VRD-ST2EY104J	3- 68	A A		C	
" "	11- 20	A A		C	
VRD-ST2EY122J	3- 69	A A		C	
VRD-ST2EY182J	3- 71	A A		C	
VRD-ST2EY183J	3- 72	A A		C	
VRD-ST2EY221J	3- 73	A A		C	
" "	11- 21	A A		C	
VRD-ST2EY330J	3- 74	A A		C	
VRD-ST2EY331J	3- 75	A A		C	
VRD-ST2EY332J	3- 76	A A		C	
" "	11- 22	A A		C	
VRD-ST2EY472J	3- 77	A A		C	
VRD-ST2EY473J	3- 78	A A		C	
VRD-ST2EY561J	3- 79	A A		C	
" "	11- 23	A A		C	
VRD-ST2EY562J	11- 24	A A		C	
VRD-ST2EY683J	3- 80	A A		C	
VRD-ST3AF224J	5- 41	A A		C	
VRS-PT3AB1R0J	5- 42	A A		C	
VRS-PT3DB683J	5- 43	A A		C	
VRW-KT3DC100K	5- 44	A C		C	
VSP0080P-608N	1- 19	A N		B	
VS2SA673-C/-1	11- 25	A E		B	
VS2SB739-/-1	11- 26	A D		B	
VS2SC1213-D1A	5- 45	A C		C	
VS2SC3150/-/-1	5- 49	A K		C	
VS2SC458K/-/-1	3- 34	A C		B	
VS2SC458KS/-/-1	11- 27	A C		B	
VS2SD788-C/EC	11- 28	A C		B	
[X]					
XBBSC30P06000	1- 37	A A		C	
" "	2- 6	A A		C	
" "	5- 6	A A		C	
" "	10- 28	A A		C	
XBBSC30P10000	1- 20	A A		C	
XBBSM20P06000	5- 5	A A		C	
XBPSC30P06KS0	5- 10	A A		C	
XBPSC30P06K00	5- 7	A A		C	
XBPSC30P04K00	10- 29	A A		C	
XBPSC30P06KS0	13- 6	A A		C	
XBPSC30P08000	5- 8	A A		C	
XBPSC30P10KS0	2- 7	A B		C	
XBPSC40P08KS0	5- 9	A A		C	
XPSM30P06KS0	1- 21	A A		C	
" "	1- 33	A A		C	
XPSM30P08K00	1- 22	A A		C	
" "	10- 33	A A		C	
XNESD30-24000	5- 15	A A		C	
XRESJ40-06000	10- 27	A A		C	
XUBSD26P08000	10- 30	A A		C	
XUBSD26P10000	10- 31	A A		C	
XUPSD30P08000	2- 8	A A		C	
XUPSD30P10000	1- 23	A A		C	
[O]					
OBV0210680007	8- 1	A N	N	B	
OBV0211280006	8- 2	A H	N	B	
OBV0222830001	8- 3	A W	N	B	
OBV0364180002	9- 1	A H		B	
OBV0365800008	9- 2	A F	N	B	
OBV0440800004	8- 4	A M	N	B	
OBV0560690004	8- 5	A D	N	B	
OBV0560800009	8- 6	A D	N	B	
OBV0560950005	8- 7	A D		B	
OBV0630121009	8- 8	A A	N	C	
OBV0630220009	8- 9	A A		C	
OBV0630600007	8- 10	A A		C	
OBV0631960001	8- 11	A A		C	
OBV0631982009	8- 12	A A	N	C	
OBV0631992002	8- 13	A A	N	C	
OBV0632060005	8- 14	A A	N	C	

PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK
0BV0632070008	8- 15	AA	N	C
0BV0635110000	8- 16	AA		C
0BV0636973002	8- 17	AA		C
0BV0646310006	7- 12	AA	N	C
0BV0653380009	8- 19	AA		C
0BV07571700043	7- 1	AA	N	D
0BV3801290009	8- 20	AC		C
0BV3801311007	8- 21	AD		C
0BV3801321000	8- 22	AC		C
0BV3801331003	8- 23	AC	N	C
0BV3801341006	8- 24	AD	N	C
0BV5001700005	8- 25	AA		C
0BV5624150003	8- 18	AF		C
0BV6221800005	8- 26	AC	N	C
0BV6501180009	8- 27	AB		C
0BV6501361006	8- 28	AD	N	C
0BV6501372000	8- 29	AC	N	C
0BV6501380001	8- 30	AB		C
0BV6501390004	8- 31	AB		C
0BV6501401009	8- 32	AB	N	C
0BV6501413004	8- 33	AB	N	C
0BV6501461007	8- 36	AG		C
0BV6501471000	8- 34	AE		C
0BV6501480002	8- 35	AF		C
0BV6501832003	8- 37	AC		C
0BV6501841005	8- 38	AC	N	C
0BV6502030006	8- 39	AB		C
0BV6502251005	8- 40	AD	N	C
0BV6502300505	8- 41	AK	N	C
0BV6502584000	8- 42	AF	N	C
0BV6502595004	8- 43	AF	N	C
0BV6502620009	8- 44	AB		C
0BV6502660001	8- 45	AB		C
0BV6502752001	8- 46	AG	N	C
0BV6502920002	8- 47	AF	N	C
0BV6502930005	8- 48	AF	N	C
0BV6502940008	8- 49	AA	N	C
0BV6611820002	7- 2	AC	N	C
0BV6628620024	8- 50	AD	N	C
0BV6661050008	8- 51	AG	N	C
0BV6661410000	8- 52	AB	N	C
0BV6674000003	8- 53	AA	N	C
0BV6680010005	7- 10	BG	N	E
0BV6680400017	7- 11	BP	N	E
0BV6681000005	8- 54	AS	N	C
0BV6681200007	8- 55	AE	N	C
0BV6682700005	8- 56	AG	N	C
0BV6685400001	7- 13	AG	N	C
0BV6688000017	7- 3	AT	N	D
0BV6688040019	7- 4	AL	N	D
0BV6688220015	7- 5	AC	N	D
0BV9020045558	9- 39	AD	N	B
0BV9020046250	9- 3	AF	N	B
0BV9110340008	9- 5	AK	N	B
0BV9205118149	9- 6	AA	N	C
0BV9208610248	9- 7	AA	N	C
0BV9208610341	9- 8	AA	N	C
//	9- 8	AA	N	C
0BV9208615140	9- 9	AA	N	C
0BV9208615346	9- 10	AA	N	C
0BV9208615449	9- 11	AA	N	C
0BV9208620540	9- 12	AA	N	C
0BV9208622243	9- 13	AA	N	C
0BV9208622346	9- 14	AA	N	C
0BV9208622449	9- 15	AA	N	C
0BV9208627145	9- 16	AA	N	C
0BV9208633144	9- 17	AA	N	C
0BV9208647048	9- 18	AA	N	C
0BV9208647141	9- 19	AA	N	C
0BV9208647347	9- 20	AA	N	C
0BV9208656040	9- 21	AA	N	C
0BV92086556246	9- 22	AA	N	C
0BV9208656442	9- 23	AA	N	C
0BV9208682148	9- 24	AA	N	C
0BV9208682241	9- 25	AA	N	C
0BV92227120142	9- 26	AC	N	C
0BV9250347046	9- 27	AB	N	C
0BV9298020174	9- 28	AD	N	C
0BV9318310250	9- 29	AC	N	C
0BV9318347359	9- 30	AC	N	C

PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK
0BV9349010161	9- 31	AD	N	C
0BV9349022063	9- 32	AC		C
0BV9349047064	9- 33	AD	N	C
0BV9349210060	9- 34	AC		C
0BV9349501061	9- 35	AC		C
0BV9349510960	9- 36	AC		C
0BV9710200254	8- 57	AA	N	C
0BV9710200313	8- 58	AA		C
0BV9710200416	8- 59	AA		C
0BV9710200519	8- 60	AA		C
0BV9710260414	7- 6	AA		C
0BV9711260417	7- 7	AA		C
0BV9712200412	8- 61	AA		C
0BV9718200410	8- 62	AA		C
0BV9718260511	7- 8	AA	N	C
0BV9743551004	8- 63	AA		C
0BV9760260811	8- 64	AA		C
0BV9760261018	7- 9	AA	N	C
0BV9799024006	8- 65	AA	N	C
0BV9811015142	8- 66	AA		C
0BV9811025145	8- 67	AA		C
0BV9811030143	8- 68	AA		C
0BV9862020115	8- 69	AA	N	C
0BV9870003003	8- 70	AA		C
0BV9870012005	8- 71	AA	N	C
0BV9874002004	8- 72	AA		C
0BV9874026004	8- 73	AA		C
0BV9905210051	9- 37	AD	N	C

SHARP



SHARP CORPORATION

Industrial Instrument Group

Reliability & Quality Control Dept.

Yamatokoriyama, Nara 639-11, Japan

October, 1984 Printed in Japan 